Queued serial peripheral interface having multiple queues for us

Details Queued serial peripheral interface having multiple queues for us Queued serial peripheral interface having multiple queues for us

1994-05-02

1998-09-08

Lall, Parshotam S.

395872, 395874, G06F 1300

Patent

active

058059229

ABSTRACT:
Serial communication circuitry (10) having multiple queues (11-14) for use in a data processing system (95). Each queue (11-14) has multiple entries (52). Serial transfers from the multiple queues (11-14) are carried out under the control of global parameters (e.g. 205, 209), per-queue parameters (e.g. 211-212, 214-217), and per-entry parameters (e.g. 350-361). Each queue can be programmed to have a different set of per-queue parameters, and each entry within a queue can be programmed to have a different set of per-entry parameters. In addition, serial communication circuitry (10) can perform serial data transfers in response to the assertion of a trigger signal (30) from a source such as a timer (63) or a central processing unit (61). As a result, data transfers can be more precisely related to a particular timing signal or set of timing signals.

REFERENCES:
patent: 4403288 (1983-09-01), Christian et al.
patent: 4458316 (1984-07-01), Fry et al.
patent: 4672613 (1987-06-01), Foxworthy et al.
patent: 4706082 (1987-11-01), Miesterfeld et al.
patent: 4719458 (1988-01-01), Miesterfeld et al.
patent: 4739323 (1988-04-01), Miesterfeld et al.
patent: 4739324 (1988-04-01), Miesterfeld et al.
patent: 4780814 (1988-10-01), Hayek
patent: 4816996 (1989-03-01), Hill et al.
patent: 4958277 (1990-09-01), Hill et al.
patent: 5023778 (1991-06-01), Simon, Jr. et al.
patent: 5081454 (1992-01-01), Campbell, Jr. et al.
patent: 5099481 (1992-03-01), Miller
patent: 5166685 (1992-11-01), Campbell, Jr. et al.
patent: 5168276 (1992-12-01), Huston
patent: 5175732 (1992-12-01), Hendel et al.
patent: 5214760 (1993-05-01), Hammond et al.
patent: 5303227 (1994-04-01), Herold et al.
patent: 5561826 (1996-10-01), Davies et al.
patent: 5619687 (1997-04-01), Langan et al.
Weste et al., Principles of CMOS VLSI Design A Systems Perspective, Addison-Wesley Publishing Co., pp. 224-230, Oct. 1985.

Affiliated with

Also associated with

Rating

Queued serial peripheral interface having multiple queues for us does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Queued serial peripheral interface having multiple queues for us, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Queued serial peripheral interface having multiple queues for us will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1294832