Queue partitioning mechanism

Computer graphics processing and selective visual display system – Computer graphic processing system – Integrated circuit

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C345S520000, C345S535000

Reexamination Certificate

active

10795939

ABSTRACT:
According to one embodiment a chipset is disclosed. The chipset includes a graphics accelerator, a memory controller and a queue mechanism. The queue mechanism includes a first functional unit block (FUB) coupled to the graphics accelerator, and a second FUB coupled to the memory controller.

REFERENCES:
patent: 4873703 (1989-10-01), Crandall et al.
patent: 6134638 (2000-10-01), Olarig et al.
patent: 6184907 (2001-02-01), Min
patent: 6208703 (2001-03-01), Cavanna et al.
patent: 6532019 (2003-03-01), Gulick et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Queue partitioning mechanism does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Queue partitioning mechanism, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Queue partitioning mechanism will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3834438

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.