Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Patent
1994-05-10
1995-09-26
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
327278, H03H 1126
Patent
active
054537100
ABSTRACT:
A quasi-passive switched capacitor (SC) delay line includes a predetermined number (N) of passive SC delay stages and an amplifier. Each delay stage includes a first transistor having a control terminal for receiving a clock phase, an input terminal for receiving an input signal, and an output terminal, a second transistor having a control terminal for receiving a different clock phase, an input terminal connected to the output terminal of the first switching device, and an output terminal coupled to the amplifier input, and a capacitor coupled between the output terminal of the first transistor and a common supply voltage. The control terminal of each first transistor receives a unique clock phase and the control terminal of the second transistor of the same stage being receives a different clock phase wherein the clock phase received by the second transistor is delayed by two clock cycles from the clock phase received by the first transistor. The resulting quasi-passive SC delay line produces a delay equal to (N-2).times.T, where N is equal to the number of delay stages and T is equal to the pulse width of the clock phases.
REFERENCES:
patent: 4366456 (1982-12-01), Ueno et al.
patent: 4903241 (1990-02-01), Boudewijns
patent: 5007022 (1991-04-01), Leigh
patent: 5012143 (1991-04-01), Boudewijns
patent: 5252957 (1993-10-01), Itakura
patent: 5313438 (1994-05-01), Hieda et al.
Switched-Capacitor Frequency-Sampling N-Path Filter, Grunigen et al., 1982 International Symposium on Circuits & Systems, Rome, Italy (10-12 May 1982) IEEE.
Gregorian, Roubik and Temes, Gabor C., Analog MOS Integrated Circuits for Signal Processing 1986, Chapter Six, Nonfiltering Applications of Switched-Capacitor Circuits, pp. 411-461.
Bult, Klaas, and Wallinga, IEEE Journal of Solid-State Circuits, vol. 23, No. 3, Jun. 1988, A CMOS Analog Continuous-Time Delay Line with Adaptive Delay-Time Control, pp. 759-766.
Hughes, John B. and Moulding, Kenneth W., IEEE Journal of Solid-State Circuits, vol. 28, No. 3, Mar. 1993, Switched-Current Signal Processing for Video Frequencies and Beyond, pp. 314-322.
Gilbert Barrie
Shu Shao-Feng
Analog Devices Inc.
Callahan Timothy P.
Zweizig Jeffrey
LandOfFree
Quasi-passive switched-capacitor (SC) delay line does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Quasi-passive switched-capacitor (SC) delay line, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Quasi-passive switched-capacitor (SC) delay line will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1554056