Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2011-07-19
2011-07-19
Bullock, Jr., Lewis A (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S270000, C708S271000, C708S290000, C708S313000
Reexamination Certificate
active
07984091
ABSTRACT:
Interpolators for quadratic approximation for sinusoids are described. A sample source providing first order derivatives of sub-sampled sets of phase factor samples is used. A differentiator is coupled to receive the first order derivatives and configured to provide second order derivatives of the first order derivatives. A first scaling device is coupled to receive each of the first order derivatives. A second differentiator is coupled to receive each of the first order derivatives and configured to respectively provide second order derivatives of the first order derivatives. A second scaling device is coupled to receive the second order derivatives. A first integrator is coupled to receive output from the first scaling device for preloading, and to receive output from the second scaling device for integration. A third scaling device is coupled to receive output from the first integrator. A second integrator is coupled to receive output from the third scaling device.
REFERENCES:
patent: 3590229 (1971-06-01), Humphreys
patent: 4905177 (1990-02-01), Weaver et al.
patent: 5043933 (1991-08-01), Boutaud et al.
patent: 5309382 (1994-05-01), Tamura et al.
Author: Presti et al.; Title: “A direct digital frequency synthesizer using an IIR filter implemented with a DSP microprocessor”; Date: Apr. 22, 1994; URL: http://ieeexplore.ieee.org/search/wrapper.jsp?arnumber=390055.
Author: Ohta et al.; Title: “A New High Logic Density FPGA for Bit-Serial Pipeline Datapath”; Date: Nov. 27, 1998; URL: http://ieeexplore.ieee.org/search/wrapper.jsp?arnumber=743931.
Author: Tan et al.; Title: “A 200 MHz quadrature digital synthesizer/mixer in 0.8 μm CMOS”; Date: Mar. 1995; URL: http://ieeexplore.ieee.org/xpls/abs—all.jsp?arnumber=364432.
Author: Schnase et al.; Title: “An RF-Synthesizer for Fundamental and Precisely Adjusted Higher Harmonics”; Date: Jul. 1, 1994; URL: http://accelconf.web.cern.ch/AccelConf/e94/HTML/TOC.HTM; Pertinent pp. 1963-1965.
Author: Palomäki et al.; Title: “A low-power, memoryless direct digital frequency synthesizer architecture”; Date: May 28, 2003; URL: http://ieeexplore.ieee.org/xpls/abs—all.jsp?arnumber=1205893.
Author: Langlois et al.; Title: “Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis”; Date: Dec. 15, 2004; URL: http://ieeexplore.ieee.org/xpls/abs—all.jsp?arnumber=1387797.
Author: Fanucci et al.; Title: “A Sine Wave Digital Synthesizer Based on a Quadratic Approximation”; Date: 2001; URL: http://ieeexplore.ieee.org/xpls/abs—all.jsp?arnumber=956385.
Author: Goldberg; Title: “Digital Frequency Synthesis Demystified”; Date: 1999; Pertinent Sections: 7-3 & 7-4; URL: http://download.fztvseries.mobi/attachments/ebooks/Electronics%20ebook%20collection%201/LLH%20Technology%20-%20%20Digital%20Frequency%20Synthesis%20Demystified.pdf.
Tierney, J. et al., “A Digital Frequency Synthesizer”, IEEE Transactions on Audio Electroacoustics, Mar. 1971, pp. 48-57, vol. AU-19, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
Meitzler, Richard C., et al. “A Direct Digital Frequency Synthesizer Prototype for Space Applications”, 11th Annual NASA Symposium on VLSI Design—Coeur d'Alene, Idaho, May 28-29, 2003, pp. 1-5, available from Johns Hopkins University Applied Physics Laboratory, 11100 Johns Hopkins Road, Laurel, MD 20723.
Fu, Dengwei, et al., “A High-Speed Processor for Digital Sine/Cosine Generation and Angle Rotation”, Conference Record of the Thirty-Second Asilomar Conference on Signals, Systems & Computers, Nov. 1-4, 1998, pp. 177-181, vol. 1, available from University of California, Electrical Engineering Department, 405 Hilgard Avenue, Los Angeles, 90095.
Langlois, J.M. Pierre, “Novel Approach to the Desing of Direct Digital Frequency Synthesizers Based on Linear Interpolation”, IEEE-Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, pp. 567-578, vol. 50, No. 9, Sep. 2003, available from IEEE, 3 Park Avenue, 17th Floor, New-York, NY 10016-5997.
Vankka, Jouko, “Methods of Mapping From Phase to Sine Amplitude in Direct Digital Synthesis”, IEEE Transaction on Ultrasonics, Ferroelectrics and Frequency Control, pp. 526-534, vol. 44, No. 2, Mar. 1997, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
Xilinx, Inc., Product Specification, DDS v.4.2, DS246, pp. 1-26, v1.5, Mar. 28, 2003, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Proakis, J.G. et al., “Digital Signal Processing Principles, Algorithms, and Applications”, pp. 520-521, 1996, available from Prentice-Hall, Inc., Upper Saddle River, New Jersey 07458.
Adraka, Ray, “A Survey of CORDIC Algorithms for FPGA Based Computers”, Proceeding of the 1998 ACM/SIGDA sixth International Symposium on Field Programmable Gate Arrays, pp. 191-200, Feb. 22-24, 1998, available from Andraka Consulting Group, Inc., 16 Arcadia Drive, North Kingstown, RI 02852.
Janiszewski, Ireneusz, et al., “VHDL-Based Design and Design Methodology for Reusable High Performance Direct Digital Frequency Synthesizers”, 38th Design Automation Conference, DAC 2001, p. 573-578, Jun. 18-22, 2001, available from http:/ /sigda.org/Archives/ProceedingArchives /Dac/Dac2001/papers/2001/dac01/pdffiles/35—1.pd.
Veillette, Benoit R., et al., “High Frequency Sinusoidal Genreation Using Delta-Signma Modulcation Techniques”, ISCAS 1995, pp. 637-640, vol. 1, Apr. 28-May 3, 1995, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
Curticapean, Florean, et al., “Quadrature Direct Digital Frequency Synthesizer Using An Angle Rotation Algorithm” 2003 Int'l Symposium on Circuits and Systems, pp. 81-84, vol. 2, May 25-28, 2003, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
Palomaki, K. I., et al. “Methods to Improve the Performance of Quadrature Phas-to-Amplitude Conversion Based on Taylor Series Approximation”, 43rd IEEE Midwest Symposium on Circuits and Systems, Aug. 8-11, 2000, pp. 14-17, vol. 1, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
Liu, S.-I. et al. “Pipeline Direct Digital Frequency Synthesiser Using Decomposition Method”, Devices and Systems, Jun. 2001, pp. 141-144, vol. 148, issue 3, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
Curticapean, Florean et al., “A Hardware Efficient Direct Digital Frequency Synthesizer”, 8th IEEE Int'l Conference on Electronics, Circuits, and Systems, Sep. 2-5, 2001, pp. 51-54, vol. 1, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
Palomaki, Kalle I. et al., “Direct Digital Frequency Synthesizer Architecture Based on Chebysheve Approximation”, 34th Asilomar Conference on Signals, Systems and Computers, Oct. 29-Nov. 1, 2000, pp. 1639-1643, vol. 2, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
Feher, Bela et al. “Cost Effective 2x2 Inner Product Processors”, Field Programmable Logic Application 8th Intl. Workshop, Sep. 3-5, 1998, pp. 348-355, available from Tallinn Technical University, Raja 15, EE0026 Tallinn, Estonia.
Bullock, Jr. Lewis A
George Thomas
King John J.
Webostad W. Eric
Xilinx , Inc.
LandOfFree
Quadratic approximation for fast fourier transformation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Quadratic approximation for fast fourier transformation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Quadratic approximation for fast fourier transformation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2740717