PVT-compensated clock distribution

Details PVT-compensated clock distribution PVT-compensated clock distribution

2006-08-22

2006-08-22

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S295000

Reexamination Certificate

active

07095265

ABSTRACT:
Described are methods and systems for distributing low-skew, predictably timed clock signals. A clock distribution network includes a plurality of dynamically adjustable clock buffers. A control circuit connected to each clock buffer controls the delays through the clock buffers in response to process, voltage, and temperature variations, and consequently maintains a relatively constant signal-propagation delay through the network. In one embodiment, each clock buffer includes skew-offset circuitry that adds to or subtracts from the PVT compensated delay values provided by the PVT control circuit to simplify clock skew minimization.

REFERENCES:
patent: 5128554 (1992-07-01), Hoshizaki
patent: 5128940 (1992-07-01), Wakimoto
patent: 5157277 (1992-10-01), Tran et al.
patent: 5614855 (1997-03-01), Lee et al.
patent: 5742798 (1998-04-01), Goldrian
patent: 5751665 (1998-05-01), Tanoi
patent: 5850157 (1998-12-01), Zhu et al.
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6229638 (2001-05-01), Sakai et al.
patent: 6311313 (2001-10-01), Camporese et al.
patent: 6380788 (2002-04-01), Fan et al.
patent: 6433598 (2002-08-01), Schultz
patent: 6501311 (2002-12-01), Lutkemeyer
patent: 6593792 (2003-07-01), Fujii
patent: 6686785 (2004-02-01), Liu et al.
patent: 6897696 (2005-05-01), Chang
patent: 2005/0088167 (2005-04-01), Miller
patent: 2000035831 (2000-02-01), None
U.S. Appl. No. 10/199,232, filed Jul. 19, 2002, Nguyen et al.
Dally, William J. et al., “Digital Systems Engineering.” Published by the Press Syndicate of the University of Cambridge. 1998. pp. 449-457, cover, pub. pg.
Wei, Gu-Yeon, et al., “A Variable-Frequency Parallel I/O Interface with Adaptive Power-Supply Regulation.” IEEE Journal of Solid-State Circuits, vol. 35, No. 11, Nov. 2000, pp. 1600-1609.
Amrutur, Bharadwaj S., et al., “Techniques to Reduce Power in Fast Wide Memories.” IEEE Symp. Low Power Electronics Diig. Tech. Papers, Oct. 1994. 2 pgs.
“Rambus Signaling Technologies RSL, QRSL and SerDes Technology Overview.” Rambus Inc. Copyright Jun. 2000. 3 pages.
“AN-5017 LVDS Fundamentals.” Fairchild Semiconductor Application Note. Dec. 2000, revised Dec. 2000. 5 pages.
“LVDS Splitter Simplifies High-Speed Signal Distribution.” Copyright 2000 Maxim Integrated Products, Sunnyvale, CA. 4 pages.
Schwartz, Milt, “High Speed BUS LVDS Clock Distribution Using the DS92CK16 Clock Distribution Device (AN-1173).” National Semiconductor, App. Note 1173. Sep. 2000. 8 pgs.
Ju-Ming, et al., “Low-Power Area-Efficient High-Speed I/O Circuit Techniques.” IEEE Journal of Solid-State Circuits, vol. 35, No. 11. Nov. 2000. pp. 1591-1599.
Chang, Kun-Yung Ken, et al., “A 0.4-4 Gb/s CMOS Quad Transceiver Cell Using On-Chip Regulated Dual-Loop PLLs.” Rambus, Inc., T-Ram Inc., and Aeluros Inc. Jun. 2002. 4 pgs.

Affiliated with

Also associated with

Rating

PVT-compensated clock distribution does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PVT-compensated clock distribution, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PVT-compensated clock distribution will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3622270