Purity silicon wafer for use in advanced semiconductor devices

Details Purity silicon wafer for use in advanced semiconductor devices Purity silicon wafer for use in advanced semiconductor devices

2001-01-11

2002-05-28

Hiteshew, Felisa (Department: 1765)

Single-crystal, oriented-crystal, and epitaxy growth processes;

Processes of growth from liquid or supercritical state

Having pulling during growth

C117S013000, C117S014000, C117S090000, C117S097000

Reexamination Certificate

active

06395085

ABSTRACT:

TECHNICAL FIELD
The present invention relates to a method of manufacturing a semiconductor wafer, and more particularly to a method of manufacturing an epitaxial wafer of high purity.
BACKGROUND OF THE INVENTION
The fabrication of many advanced silicon devices requires the use of semiconductor wafers with precise electrical characteristics. Often, the electrical properties of the wafer are engineered by depositing a layer of epitaxial silicon with precisely controlled levels of dopants onto the frontside of the wafer. A wafer with such a layer is known as an epitaxial wafer.
The precise engineering of the electrical properties of an epitaxial wafer requires the concentration of dopants within the wafer to be closely controlled. The presence of impurities other than the desired levels of dopants can degrade wafer performance in several ways. First, some impurities are mobile in the silicon lattice, and others are capable of donating carriers to the wafer. These impurities may degrade wafer performance by changing the conductivity of the wafer. Other impurities may cause defects, such as dislocations, in the crystal structure of the wafer. The presence of these defects may lead to higher leakage currents and lower breakdown voltages in devices fabricated on the wafer.
The manufacture of an extremely pure epitaxial wafer can be difficult, as many steps in the overall manufacturing process can potentially cause contamination of the wafers. One example is the crystal growing process. First, the many metal instruments used in the crystal growing process can contaminate the melt with metallic impurities. These impurities may then be incorporated into a silicon crystal pulled from the melt. Second, the crucible from which the crystal is pulled is generally made of a silicon dioxide compound, such as quartz. Prolonged exposure to the melt can cause the wall of the crucible to undergo phase transformations to other crystalline silicate phases, such as &bgr;-cristobalite. The phases may be either more or less resistant to the melt than the surrounding regions of the crucible. This can result in the undercutting of the more resistant regions as the melt erodes away the less resistant regions more rapidly. Such undercutting can cause small particles from the crucible wall to be released into the melt. These particles may be incorporated into the growing crystal, possibly causing defects to form in the crystal lattice.
Another process that can result in the contamination of the epitaxial layer is the epitaxial deposition process itself. Often, the wafer on which the epitaxial layer is to be deposited is heavily doped with a dopant such as boron. When the wafer is heated for the epitaxial deposition process, there is a danger that the dopant may diffuse out of the lattice from the wafer backside and cause contamination of the growing epitaxial film. To prevent this, many epitaxial deposition processes include an oxide back seal step to seal the wafer backside before the deposition of the epitaxial film. The oxide back seal helps to prevent the dopant from contaminating the epitaxial layer, but the extra process steps necessary for the oxide deposition can themselves introduce contaminants into the wafer. Furthermore, for the fabrication of some devices, it may be necessary to use an epitaxial wafer that has had its oxide back seal removed. The removal of the oxide back seal is generally performed with an hydrofluoric acid stripping step. As with many wet-chemical processes, the HF stripping step can introduce contaminants into the epitaxial layer of the wafer, and thus can potentially hurt device performance.
SUMMARY OF THE INVENTION
The present invention provides a method of manufacturing a high-purity epitaxial silicon wafer. The method includes providing a quartz crucible for melting silicon; adding silicon to the crucible; heating the crucible to form a melt; applying an electrical potential across the crucible; pulling a silicon crystal from the melt; forming a silicon wafer from the silicon crystal, the wafer having a frontside and a backside; and simultaneously depositing an epitaxial first silicon film on the frontside of the wafer and a polycrystalline second silicon film on the backside of the wafer.


REFERENCES:
patent: 2842467 (1958-07-01), Landauer et al.
patent: 4330359 (1982-05-01), Shlichta
patent: 4468260 (1984-08-01), Hiramoto
patent: 4533820 (1985-08-01), Shimizu
patent: 4540876 (1985-09-01), McGinty
patent: 4548670 (1985-10-01), Pinkhasov
patent: 4821674 (1989-04-01), deBoer et al.
patent: 5002630 (1991-03-01), Kermani et al.
patent: 5044943 (1991-09-01), Bowman et al.
patent: 5108792 (1992-04-01), Anderson et al.
patent: 5156820 (1992-10-01), Wong et al.
patent: 5223081 (1993-06-01), Doan
patent: 5224503 (1993-07-01), Thompson et al.
patent: 5248378 (1993-09-01), Oda et al.
patent: 5357898 (1994-10-01), Kurosawa et al.
patent: 5421893 (1995-06-01), Perlov
patent: 5474020 (1995-12-01), Bell et al.
patent: 5489341 (1996-02-01), Bergman et al.
patent: 5493987 (1996-02-01), McDiarmid et al.
patent: 5500081 (1996-03-01), Bergman
patent: 5584310 (1996-12-01), Bergman et al.
patent: 5723337 (1998-03-01), Muller et al.
patent: 5762751 (1998-06-01), Bleck et al.
patent: 5779791 (1998-07-01), Korb et al.
patent: 5803977 (1998-09-01), Tepman et al.
patent: 5846073 (1998-12-01), Weaver
patent: 5863843 (1999-01-01), Green et al.
patent: 5882398 (1999-03-01), Sonokawa et al.
patent: 5895596 (1999-04-01), Stoddard et al.
patent: 5899731 (1999-05-01), Kai et al.
patent: 5904478 (1999-05-01), Weaver et al.
patent: 5908292 (1999-06-01), Smith et al.
patent: 5911826 (1999-06-01), Hiraishi et al.
patent: 5911889 (1999-06-01), Fabry et al.
patent: 5935320 (1999-08-01), Graef et al.
patent: 5951775 (1999-09-01), Tepman
patent: 5954873 (1999-09-01), Hourai et al.
patent: 5964953 (1999-10-01), Mettifogo
patent: 5972116 (1999-10-01), Takagi
patent: 5976983 (1999-11-01), Miyazaki et al.
patent: 6053982 (2000-04-01), Halpin et al.
patent: 6059875 (2000-05-01), Kirkland et al.
patent: 6077343 (2000-06-01), Iida et al.
patent: 6086680 (2000-07-01), Foster et al.
patent: 6228165 (2001-05-01), Baba et al.
patent: 10 47 390 (1958-12-01), None
patent: 0 319 031 (1989-06-01), None
patent: 0 462 741 (1991-12-01), None
patent: 2 198 966 (1988-06-01), None
patent: 62-275087 (1987-11-01), None
patent: 04091427 (1992-03-01), None
patent: WO 86/02919 (1984-11-01), None
patent: WO 99/57344 (1999-11-01), None
ASM-Advanced Semiconductor Materials, Operation and Maintenance, Reactor Section, Nov. 95, p. 7-1.
Webster's New Collegiate Dictionary, 1975, G. & C. Merriam Co., p. 887.
CZ Silicon Crystal Grown in Transverse Magnetic Fields, K. Hoshi et al., Extended Abstracts, vol. 80-1, 1980, pp. 811-813.
Controlling the Oxygen Concentration of Silicon Crystals by Magnetically Induced Melt Rotation, E. M. Hull, IBM Technical Disclosure Bulletin, vol. 23, No. 7A, Dec. 1980.
Semiconductor Silicon Crystal Technology, F. Shimura, Academic Press, Inc., San Diego, CA, 1988, pp. 178-181.

Affiliated with

Also associated with

Rating

Purity silicon wafer for use in advanced semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Purity silicon wafer for use in advanced semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Purity silicon wafer for use in advanced semiconductor devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2835365