Pulsed ground circuit for CAM and PAL memories

Details Pulsed ground circuit for CAM and PAL memories Pulsed ground circuit for CAM and PAL memories

1993-02-23

1995-08-29

Popek, Joseph A.

Static information storage and retrieval

Associative memories

Ferroelectric cell

365154, 36523003, 365233, G11C 1504

Patent

active

054466857

ABSTRACT:
A content-addressable memory wherein match transistors are prevented from discharging a match line by either placing transistors in series with the match transistors and only turning them on during a match sensing period, or a match sense line which is driven near the precharge voltage of the match line until the match sensing period. The match sensing line also provides charging current to recharge the match line. For some applications, a differential match line amplifier is used to detect matches and mismatches. The match sense line can be used with a CAM having a four-transistor comparator. The invention is also applicable to match lines in programmable-array logic (PAL) cells, and for either NMOS or PMOS circuits.

REFERENCES:
patent: 4723224 (1988-02-01), Van Hullet et al.
patent: 5257220 (1993-10-01), Shin et al.

Affiliated with

Also associated with

Rating

Pulsed ground circuit for CAM and PAL memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pulsed ground circuit for CAM and PAL memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pulsed ground circuit for CAM and PAL memories will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1824788