Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1991-12-03
1992-07-07
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307451, 307263, 307592, 307606, H03K 1716, H03K 512
Patent
active
051285550
ABSTRACT:
A CMOS logic circuit uses a boost transistor responsive to a pulse signal to rapidly charge and/or discharge the output node during predetermined transitions of the input signal and provide a selectable slew rate for one edge of the output signal. A pulse generator circuit provides the pulse signal of predetermined width at a first transition of the input signal and disables the pulse signal and boost transistor before the following transition to avoid adversely effecting the opposite edge of the output signal. The width of the pulse signal and the size of the boost transistor determines the slew rate of the output signal for the edge under control. Many types of logic circuits such as inverters, NAND gates and NOR gates may utilize dual boost transistors and pulse generator circuits for separate control over both output edge rates without adversely affecting the opposite edge.
REFERENCES:
patent: 4728822 (1988-03-01), Kusaka et al.
patent: 4758743 (1988-01-01), Dehganpour et al.
patent: 4880997 (1989-11-01), Steele
patent: 4991140 (1991-02-01), Wang et al.
patent: 5047673 (1991-09-01), Kaneko
Atkins Robert D.
Miller Stanley D.
Motorola Inc.
Wambach Margaret Rose
LandOfFree
Pulsed CMOS logic circuit having selectable rise and fall times does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pulsed CMOS logic circuit having selectable rise and fall times, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pulsed CMOS logic circuit having selectable rise and fall times will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1831588