Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2011-04-26
2011-04-26
Osorio, Ricardo L (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S042000
Reexamination Certificate
active
07932888
ABSTRACT:
An object is to suppress change of a threshold voltage of a transistor in a shift register and to prevent the transistor from malfunctioning during a non-selection period. A pulse output circuit provided in the shift register regularly supplies a potential to a gate electrode of a transistor which is in a floating state so that the gate electrode is turned on during a non-selection period when a pulse is not outputted. In addition, supply of a potential to the gate electrode of the transistor is performed by turning on or off another transistor regularly.
REFERENCES:
patent: 4430737 (1984-02-01), Beranger et al.
patent: 5434899 (1995-07-01), Huq et al.
patent: 5701136 (1997-12-01), Huq et al.
patent: 5859630 (1999-01-01), Huq
patent: 5949271 (1999-09-01), Fujikura
patent: 6064713 (2000-05-01), Lebrun et al.
patent: 6204789 (2001-03-01), Nagata
patent: 6300928 (2001-10-01), Kim
patent: 6306694 (2001-10-01), Yamazaki et al.
patent: 6690347 (2004-02-01), Jeon et al.
patent: 6788108 (2004-09-01), Miyake et al.
patent: 6813332 (2004-11-01), Nagao et al.
patent: 6928136 (2005-08-01), Nagao et al.
patent: 6958750 (2005-10-01), Azami et al.
patent: 6975142 (2005-12-01), Azami et al.
patent: 6989805 (2006-01-01), Inukai
patent: 7057598 (2006-06-01), Azami et al.
patent: 7091749 (2006-08-01), Miyake et al.
patent: 7116748 (2006-10-01), Nagao et al.
patent: 7151278 (2006-12-01), Nagao et al.
patent: 7362139 (2008-04-01), Miyake et al.
patent: 7394102 (2008-07-01), Nagao et al.
patent: 7460099 (2008-12-01), Kubota et al.
patent: 7522145 (2009-04-01), Lee et al.
patent: 7586478 (2009-09-01), Azami et al.
patent: RE41215 (2010-04-01), Miyake et al.
patent: 7710384 (2010-05-01), Azami et al.
patent: 2002/0158666 (2002-10-01), Azami et al.
patent: 2002/0167026 (2002-11-01), Azami et al.
patent: 2002/0190326 (2002-12-01), Nagao et al.
patent: 2003/0011584 (2003-01-01), Azami et al.
patent: 2003/0020520 (2003-01-01), Miyake et al.
patent: 2003/0034806 (2003-02-01), Azami
patent: 2003/0052324 (2003-03-01), Kimura
patent: 2003/0111677 (2003-06-01), Miyake
patent: 2004/0008193 (2004-01-01), Yu
patent: 2004/0041752 (2004-03-01), Kimura
patent: 2006/0280279 (2006-12-01), Nagao et al.
patent: 2008/0174589 (2008-07-01), Nagao et al.
patent: 2010/0073348 (2010-03-01), Azami et al.
patent: 1 253 718 (2002-10-01), None
patent: 2002-328643 (2002-11-01), None
patent: 2002-335153 (2002-11-01), None
patent: 2003-101394 (2003-04-01), None
patent: 2004-226429 (2004-08-01), None
Lee, Y et al., “16.2: Advaced TFT-LCD Data Line Reduction Method,” SID Digest '06: SID International Symposium Digest of Technical Papers, Jun. 6, 2006, vol. 37, pp. 1083-1086.
Fish & Richardson P.C.
Osorio Ricardo L
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Pulse output circuit, shift register, and display device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pulse output circuit, shift register, and display device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pulse output circuit, shift register, and display device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2732836