Pulse multiplexed output system

Details Pulse multiplexed output system Pulse multiplexed output system

2007-09-25

2007-09-25

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Gating

Converging with plural inputs and single output

C327S359000

Reexamination Certificate

active

11123225

ABSTRACT:
A pulse multiplexed output subsystem is disclosed. In one particular exemplary embodiment, the output subsystem may comprise a plurality of pulse generators, a first pair of transistors, and a second pair of transistors, wherein each of the first pair of transistors is coupled to a respective one of a first pair of the plurality of pulse generators, and wherein each of the second pair of transistors is coupled to a respective one of a second pair of the plurality of pulse generators. The output subsystem may also comprise a first pair of resistive loads, wherein each of the first pair of resistive loads is coupled to a respective one of the first pair of transistors and a respective one of the second pair of transistors, and a first current source coupled to the first pair of transistors and the second pair of transistors.

REFERENCES:
patent: 6188339 (2001-02-01), Hasegawa
patent: 6239646 (2001-05-01), Navabi et al.
patent: 6381684 (2002-04-01), Hronik et al.
patent: 6531910 (2003-03-01), Krawczyk et al.
patent: 6591349 (2003-07-01), Steinman et al.
patent: 6636077 (2003-10-01), Chang et al.
patent: 6647456 (2003-11-01), Van Dyke et al.
patent: 2002/0113638 (2002-08-01), Takauchi et al.
patent: 2002/0125933 (2002-09-01), Tamura et al.
patent: 2003/0076821 (2003-04-01), Takauchi et al.
patent: 2003/0201799 (2003-10-01), Takauchi et al.
Kun-Yung Ken Chang, “A 50 Gb/s 32×32 CMOS Crossbar Chip using Asymmetric Serial Links”, Symposium on VLSI Circuits Digest of Technical Papers, pp. 19-22, 1999.
Outline, IEEE International Solid-State Circuits Conference, 2001.
Stefanos Sidiropoulos, et al., IEEE International Solid-State Circuits Conference, pp. 70-72, 2001.
Kun-Yung Ken Chang, et al., Symposium on VLSI Circuits Digest of Technical Papers, 2002.
Kun-Yung Ken Chang, “A 2Gb/s/pin CMOS Asymmetric Serial Link”, Symposium on VLSI Circuits Digest of Technical Papers, pp. 216-217, 1998.
Alan Fiedler, “FP 15.1: A 1.06225Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis”, IEEE, 1997.
Alan Fiedler, “FP 15.1: A 1.06225Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis”, IEEE, ISSCC Slide Supplement, ISSCC97, Session 15/Serial Data Communications/Paper FP 15.1, 1997.
Hideki Takauchi et al., “A CMOS Multichannel 10-Gb/s Transceiver”, IEEE Journal of Solid-State Circuits, vol. 38, No. 12, Dec. 2003.

Affiliated with

Also associated with

Rating

Pulse multiplexed output system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pulse multiplexed output system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pulse multiplexed output system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3740918