Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2008-01-29
2008-01-29
Nguyen, Chau (Department: 2619)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S907000
Reexamination Certificate
active
10284494
ABSTRACT:
A method and apparatus is disclosed for interfacing an asynchronous network with a synchronous network and in particular for efficiently utilizing available bandwidth of a synchronous network transmit opportunity. In one embodiment asynchronous traffic arrives via an asynchronous network at a network device, such as a switch, for transmission over a synchronous network. The traffic is parsed into cells and after switching, a reassembly unit is provided for processing one or more cells buckets. Write operations occur based on an ingress pointer while read operations are controlled by an egress pointer. Upon occurrence of a transmit opportunity on the synchronous network, the entire bandwidth of the transmit opportunity is utilized by loading awaiting cells from bucket memory on to the synchronous network. Sufficient cells are stored in memory between the memory locations identified by the ingress pointer and the egress pointer to insure total utilization of transmit opportunity bandwidth.
REFERENCES:
patent: 5081575 (1992-01-01), Hiller et al.
patent: 5500858 (1996-03-01), McKeown
patent: 5541926 (1996-07-01), Saito et al.
patent: 5771231 (1998-06-01), Watanabe
patent: 5838677 (1998-11-01), Kozaki et al.
patent: 6046982 (2000-04-01), Ozveren et al.
patent: 6072772 (2000-06-01), Charny et al.
patent: 6075788 (2000-06-01), Vogel
patent: 6195335 (2001-02-01), Calvignac et al.
patent: 6208667 (2001-03-01), Caldara et al.
patent: 6249524 (2001-06-01), Moriwaki et al.
patent: 6510163 (2003-01-01), Won
patent: 6711167 (2004-03-01), Ikeda et al.
patent: 6862295 (2005-03-01), Stacey et al.
patent: 6982991 (2006-01-01), Atoji
patent: 7106746 (2006-09-01), Dorbolo
“R&D 100 Awards 1999: The Optical Modulator and Switch: Light on the Move”, Ann Parker, Lawrence Livermore National Laboratory, 1999 pp. 4-5.
“iSKIP: A Fair and Efficient Scheduling Algorithm for Input-Queued Crossbar Switches”, Walter Wang, Libin Dong and Wayne Wolf, (Publication Unknown) (date unknown).
“Evolution of Switch Architectures: Design Considerations: A Personal View”, Santosh Krishnan, Bell Laboratories, Lucent Technologies, Jan. 27, 2000, pp. 1-24.
“The Tiny Tera Scheduler: The Algorithm and Its Implementation”, Pankaj Gupta, Briefing to Cisco Systems, Mar. 17, 1997, pp. 1-7.
“Achieving 100% Throughput in an Input-Queued Switch”, Nick McKeown, Adisak Mekkittikul, Venkat Anantharam, and Jean Walrand, IEEE, Transactions on Communications, vol. 47, No. 8, Aug. 1999, pp. 1260-1267.
“The iSLIP Scheduling Algorithm for Input-Queued Switches”, Nick McKeown, IEEE/ACM Transactions of Networking, vol. 7, No. 2, Apr. 1999, pp. 188-201.
“Design and Evaluation of a Parallel-Polled Virtual Output Queued Switch”, K.J. Christensen, Department of Computer Science and Engineering, University of South Florida, (Material is based upon work supported by the National Science Foundation under Grant No. 987517) (Unknown Date), pp. 1-5.
“LCAS (Link Capacity Adjustment Scheme for Virtual Concatenation) Tutorial” (TIX1.5/2002-044), Steve Gorshe, PMC - Sierra, Jan. 2002, pp. 1-16.
“Introduction to SONET Virtual Concatenation” (TIX1.5/2002-045), Nevin R. Jones, TIX1 Kaui HI, Jan. 2002 Meeting, pp. 1-17.
“The iSLIP Scheduling Algorithm for Input-Queued Switches”, Nick McKeowan, (Unknown Publication) (Unknown Date), pp. 1-36.
“New Techniques Re-Time Data Signals for Plesiochronous Communication”, Brian Wong, Plant Analog.com, Feb. 15, 2002, pp. 1-11.
“White Paper: A Fast Switched Backplane for a Gigabit Switched Router”, Nick McKeown, Business Communications Review (Unknown Date), pp. 1-17.
“ATM Tutorial—A Little Bit of History . . . Or Why Do We Need ATM?”, http://www.rad.com
etworks/1994/atm/tutorial.htm (1994) pp. 1-10.
“The 4 by 4 Switch Fabric”, http://www.cl.cam.ac.uk/Research/SRG/bluebook/29/fab4+8
ode1.html (Unknown Date), pp. 1-4.
“Clock and Data Recovery Products”, Vectron International, http://www.vectron.com/products/cdr/appnote1.htm, (Unknown Date), pp. 1-8.
“Tutorial—Designing for High Performance With PSI”, Circuit Cellar Online, http://www.chipcenter.com/circuitcellar
ovember01/c1101mm7.htm, pp. 1-2.
“Application of Programmable Multithreaded Network Processor Architecture to OC-192 Packet Forwarding”, Paul Alexander, Principal System Architect, Lexra Corporation, 2001, pp. 1-7.
“Product Brief: Decathlon 10 Gigabit Ethernet UniPHY”, Chip Center, The Web's First Definitive Electronics Resource, http://www.chipcenter.com
etworking/products, 1999, pp. 1-4.
Andrews Warner
Bergantino Paul
Bicknell Jeremy
De-Leon Moshe
Fu Daniel
Mindspeed Technologies Inc.
Nguyen Chau
Smith Marcus R
Weide & Miller Ltd.
LandOfFree
Pseudo synchronous machine does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pseudo synchronous machine, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pseudo synchronous machine will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3917841