Boots – shoes – and leggings
Patent
1995-05-31
1997-01-14
Swann, Tod R.
Boots, shoes, and leggings
395445, 395460, 395481, 395486, 395 48, 364DIG1, G06F 1200, G06F 1202, G06F 1300
Patent
active
055948863
ABSTRACT:
An apparatus and method implementing an algorithm for determining the most likely least recently used cache line in a cache so that this cache line can be written back to main memory. This algorithm is implemented on a bus control unit bridging a 50 Mhz multi-processor interconnect bus with a 33 Mhz peripheral component interconnect bus through an asynchronous interface. All data being transferred between the multi-processor interconnect bus and the peripheral component interconnect bus must pass through the input/output cache on the bus control unit. The algorithm determines a unique locating path to the last used cache lines and from this determines a unique locating path to a memory location which likely contains a least recently used cache line which can then be written back to main memory. Each memory location is identified by a unique locating path which passes through a nodal tree. Each node on the lowest level of nodes is associated with two memory locations, and, each pair of nodes is associated with one node on a next high level of nodes. Each node is associated with a bit in a register which is used to identify and record the unique path through the nodes of the cache lines being used and stored. The unique locating path to the memory location with the cache lines to be written back to memory, or otherwise evicted, is determined based on the stored value of bits.
REFERENCES:
patent: 5185861 (1993-02-01), Valencia
patent: 5218687 (1993-06-01), Ducousso et al.
patent: 5261053 (1993-11-01), Valencia
patent: 5295253 (1994-03-01), Ducousso et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5325511 (1994-06-01), Collins et al.
patent: 5329627 (1994-07-01), Nanda et al.
patent: 5353425 (1994-10-01), Malamey et al.
Smith Michael B.
Tresidder Michael J.
LSI Logic Corporation
Swann Tod R.
Thai Tuan V.
LandOfFree
Pseudo-LRU cache memory replacement method and apparatus utilizi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pseudo-LRU cache memory replacement method and apparatus utilizi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pseudo-LRU cache memory replacement method and apparatus utilizi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1395766