Coded data generation or conversion – Digital code to digital code converters – To or from minimum d.c. level codes
Reexamination Certificate
2008-09-03
2010-06-22
Young, Brian (Department: 2819)
Coded data generation or conversion
Digital code to digital code converters
To or from minimum d.c. level codes
C341S094000
Reexamination Certificate
active
07741980
ABSTRACT:
A system includes a precoder-aware running digital sum (RDS) encoder that encodes user data as w-bit sub-blocks, to produce an encoded data block that meets block RDS constraints and consists of encoded data sub-blocks that meet sub-block RDS constraints. The sub-block constraints include the data sub-blocks having the same magnitude RDS before and after precoding. The encoder data block is further encoded using an error correction code to produce parity bits, and the parity bits are dispersed, as i-bit parity sub-blocks, between selected data sub-blocks to form a code word. The code word is then precoded to produce a precoded bit sequence for transmission over a channel. Sub-block run length limit (“RLL”) constraints may also be included, such that the encoded data block meets both RLL and RDS, with the encoded data sub-blocks meeting respective RLL and RDS sub-block constraints.
REFERENCES:
patent: 4408189 (1983-10-01), Betts et al.
patent: 5270714 (1993-12-01), Tanaka et al.
patent: 5422597 (1995-06-01), Stengel et al.
patent: 5784409 (1998-07-01), Coles
patent: 5910969 (1999-06-01), Sayiner et al.
patent: 6664905 (2003-12-01), Coene
patent: 6731228 (2004-05-01), Suh et al.
patent: 6909385 (2005-06-01), Vasic et al.
patent: 6989776 (2006-01-01), Tsang
patent: 7002492 (2006-02-01), Tsang et al.
patent: 7088268 (2006-08-01), Tsang
patent: 7203884 (2007-04-01), Dati et al.
patent: 7430706 (2008-09-01), Yuan et al.
patent: 7555694 (2009-06-01), Kyung et al.
patent: 2007/0067509 (2007-03-01), Kuijper et al.
Argon Cenk
Tsang Kinhing Paul
Farrell Leanne Taveggia
Seagate Technology LLC
Westman Champlin & Kelly P.A.
Young Brian
LandOfFree
Providing running digital sum control in a precoded bit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Providing running digital sum control in a precoded bit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Providing running digital sum control in a precoded bit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4249300