Data processing: structural design – modeling – simulation – and em – Emulation – Of instruction
Reexamination Certificate
2011-03-01
2011-03-01
Shah, Kamini S (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Emulation
Of instruction
C710S031000, C710S200000, C710S260000, C709S210000, C709S213000, C712S028000, C712S244000, C711S100000, C711S130000, C711S147000
Reexamination Certificate
active
07899663
ABSTRACT:
Memory consistency is provided in an emulated processing environment. A processor architected with a weak memory consistency emulates an architecture having a firm memory consistency. This memory consistency is provided without requiring serialization instructions or special hardware.
REFERENCES:
patent: 5778221 (1998-07-01), Temple
patent: 5790851 (1998-08-01), Frank et al.
patent: 6075938 (2000-06-01), Bugnion et al.
patent: 6304924 (2001-10-01), Varma
patent: 6611900 (2003-08-01), Patel et al.
patent: 6615281 (2003-09-01), Temple, III
patent: 6615340 (2003-09-01), Wilmot, II
patent: 6965905 (2005-11-01), Garthwaite
patent: 7197585 (2007-03-01), Farrell et al.
patent: 7213248 (2007-05-01), Arimilli et al.
patent: 7529914 (2009-05-01), Saha et al.
patent: 7747996 (2010-06-01), Dice
patent: 2002/0046334 (2002-04-01), Wah Chan et al.
patent: 2002/0083149 (2002-06-01), Van Huben et al.
patent: 2002/0194436 (2002-12-01), McKenney
patent: 2003/0018841 (2003-01-01), Lesartre
patent: 2003/0037178 (2003-02-01), Vessey et al.
patent: 2003/0093649 (2003-05-01), Hilton
patent: 2003/0115476 (2003-06-01), McKee
patent: 2004/0078186 (2004-04-01), Nair et al.
patent: 2005/0262301 (2005-11-01), Jacobson et al.
patent: 2006/0047856 (2006-03-01), Tripathi
patent: 2006/0095793 (2006-05-01), Hall
patent: 2006/0248284 (2006-11-01), Petev
patent: 2006/0265704 (2006-11-01), Holt
patent: 2008/0147213 (2008-06-01), Omiya et al.
patent: 2008/0215830 (2008-09-01), Bohizic et al.
patent: 2132797 (1984-07-01), None
patent: WO9829805 (1998-07-01), None
patent: WO0116738 (2001-03-01), None
z/Architecture—Principles of Operation, Fifth Edition (Sep. 2005), SA22-7832-04, pp. 3-47-3-53.
ESA/390 Interpretive-Execution Architecture, Foundation for VM/ESA, D. Osisek, et al., IBM Systems Journal, vol. 30, No. 1, 1991, pp. 34-51.
A Simulation Based Study of TLB Performance, 8345 Computer Architecture News, May 20, 1992, No. 2, New York, US, pp. 114-123.
z/Architecture—Principles of Operation, Fifth Edition (Sep. 2005), SA22-7832-04, pp. 3-31-3-52; 4-22-4-35.
Smith, James & Ravi Nair, “Virtual Machines—Versatile Platforms for Systems and Processes,” Morgan Kaufmann Publishers, 2005, pp. 27-82, 114-133, 304-320.
Notification of Transmittal of the International Search Report and the Written Opimion of the International Searching Authority, or the Declaration for PCT/EP2008-053039.
“Memory Coherence in Shared Virtual Memory Systems,” Kai Li and Paul Hudak, Proc. 5th Ann. ACM Symposium on Distributed Computing (Aug. 1986), pp. 229-239.
Bohizic Theodore J.
Decker Mark H.
Gyuris Viktor S.
Campbell John E.
Gebresilassie Kibrom
Heslin Rothenberg Farley & & Mesiti P.C.
International Business Machines - Corporation
Schiller, Esq. Blanche E.
LandOfFree
Providing memory consistency in an emulated processing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Providing memory consistency in an emulated processing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Providing memory consistency in an emulated processing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2775166