Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing
Reexamination Certificate
2000-02-28
2002-07-30
Maung, Zarni (Department: 2154)
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
C709S250000
Reexamination Certificate
active
06427171
ABSTRACT:
TECHNICAL FIELD
The present invention relates to the management of information communicated via a network, including protocol processing.
BACKGROUND
Various individuals, companies and governments have worked for many years to provide communication over computer networks. As different computer and network architectures have been created, many types of protocols have evolved to facilitate that communication. Conventionally, network messages contain information regarding a number of protocol layers that allow information within the messages to be directed to the correct destination and decoded according to appropriate instructions, despite substantial differences that may exist between the computers or other devices transmitting and receiving the messages. Processing of these messages is usually performed by a central processing unit (CPU) running software instructions designed to recognize and manipulate protocol information contained in the messages.
With the increasing prevalence of network communication, a large portion of the CPU's time may be devoted to such protocol processing, interfering with other tasks the CPU may need to perform. Multiple interrupts to the CPU can also be problematic when transferring many small messages or for large data transfers, which are conventionally divided into a number of packets for transmission over a network.
SUMMARY
In accordance with the present invention, means for offloading some of the most time consuming protocol processing from a host CPU to a specialized device designed for network communication processing are provided. The host has a protocol processing stack that provides instructions not only to process network messages but also to allocate processing of certain network messages to the specialized network communication device. By allocating some of the most common and time consuming network processes to the network communication device, while retaining the ability to handle less time intensive and more varied processing on the host stack, the network communication device can be relatively simple and cost effective. The host CPU, operating according to the instructions from the stack, and the specialized network communication device together determine whether and to what extent a given message is processed by the host CPU or by the network communication device.
REFERENCES:
patent: 4366538 (1982-12-01), Johnson et al.
patent: 4991133 (1991-02-01), Davis et al.
patent: 5056058 (1991-10-01), Hirata et al.
patent: 5097442 (1992-03-01), Ward et al.
patent: 5163131 (1992-11-01), Row et al.
patent: 5212778 (1993-05-01), Dally et al.
patent: 5280477 (1994-01-01), Trapp
patent: 5289580 (1994-02-01), Latif et al.
patent: 5303344 (1994-04-01), Yokoyama et al.
patent: 5412782 (1995-05-01), Hausman et al.
patent: 5448566 (1995-09-01), Richter et al.
patent: 5485579 (1996-01-01), Hitz et al.
patent: 5506966 (1996-04-01), Ban
patent: 5511169 (1996-04-01), Suda
patent: 5548730 (1996-08-01), Young et al.
patent: 5566170 (1996-10-01), Bakke et al.
patent: 5588121 (1996-12-01), Reddin et al.
patent: 5590328 (1996-12-01), Seno et al.
patent: 5592622 (1997-01-01), Isfeld et al.
patent: 5629933 (1997-05-01), Delp et al.
patent: 5634099 (1997-05-01), Andrews et al.
patent: 5634127 (1997-05-01), Clouds et al.
patent: 5642482 (1997-06-01), Pardillos
patent: 5664114 (1997-09-01), Krech, Jr. et al.
patent: 5671355 (1997-09-01), Collins
patent: 5678060 (1997-10-01), Yokoyama et al.
patent: 5692130 (1997-11-01), Shobu et al.
patent: 5699317 (1997-12-01), Sartore et al.
patent: 5701434 (1997-12-01), Nakagawa
patent: 5701516 (1997-12-01), Cheng et al.
patent: 5749095 (1998-05-01), Hagersten
patent: 5751715 (1998-05-01), Chan et al.
patent: 5752078 (1998-05-01), Delp et al.
patent: 5758084 (1998-05-01), Silverstein et al.
patent: 5758089 (1998-05-01), Gentry et al.
patent: 5758186 (1998-05-01), Hamilton
patent: 5758194 (1998-05-01), Kuzma
patent: 5771349 (1998-06-01), Picazo, Jr. et al.
patent: 5790804 (1998-08-01), Osborne
patent: 5794061 (1998-08-01), Hansen et al.
patent: 5802580 (1998-09-01), McAlpice
patent: 5809328 (1998-09-01), Nogales et al.
patent: 5812775 (1998-09-01), Van Seeters et al.
patent: 5815646 (1998-09-01), Purcell et al.
patent: 5878225 (1999-03-01), Bilansky et al.
patent: 5913028 (1999-06-01), Wang et al.
patent: 5930830 (1999-07-01), Mendelson et al.
patent: 5931918 (1999-08-01), Row et al.
patent: 5935205 (1999-08-01), Murayama et al.
patent: 5937169 (1999-08-01), Connery et al.
patent: 5941969 (1999-08-01), Ram et al.
patent: 5941972 (1999-08-01), Hoese et al.
patent: 5950203 (1999-09-01), Stakuis et al.
patent: 5991299 (1999-11-01), Radogna et al.
patent: 5996024 (1999-11-01), Blumenau
patent: 6005849 (1999-12-01), Roach et al.
patent: 6009478 (1999-12-01), Panner et al.
patent: 6016513 (2000-01-01), Lowe
patent: 6026452 (2000-02-01), Pitts
patent: 6034963 (2000-03-01), Minami et al.
patent: 6044438 (2000-03-01), Olnowich
patent: 6047356 (2000-04-01), Anderson et al.
patent: 6057863 (2000-05-01), Olarig
patent: 6061368 (2000-05-01), Hitzelberger
patent: 6061742 (2000-05-01), Stewart et al.
patent: 6065096 (2000-05-01), Day et al.
patent: 6141705 (2000-10-01), Anand et al.
patent: 6246683 (2001-06-01), Connery et al.
patent: WO/9819412 (1998-05-01), None
patent: WO/98/50852 (1998-11-01), None
patent: WO 99/04343 (1999-01-01), None
patent: WO 99/65219 (1999-12-01), None
patent: WO 00/13091 (2000-03-01), None
patent: WO 01/04770 (2001-01-01), None
patent: WO 01/05107 (2001-01-01), None
patent: WO 01/05116 (2001-01-01), None
patent: WO 01/05123 (2001-01-01), None
patent: WO 01/40960 (2001-06-01), None
Internet pages entitled “Hardware Assisted Protocol Processing”, (which Eugene Feinber is working on), 1 page, printed Nov. 25, 1998.
Zilog product Brief entitled “Z85C30 CMOS SCC Serial Communication Controller”, Zilog Inc., 3 pages, 1997.
Internet pages of Xpoint Technologies www.xpoint.com website, 5 pages, printed Dec. 19, 1997.
Internet pages entitled: Asante and 100BASE-T Fast Ethernet. 7 pages, printed May 27, 1997.
Internet pages entitled: A Guide to the Paragon XP/S-A7 Supercomputer at Indiana University. 132 pages, printed Dec. 21, 1998.
Richard Stevens, “TCP/IP Illustrated, vol. 1, The Protocols”, pp. 325-326 (1994).
Internet pages entitled: Northridge/Southbridge vs. Intel Hub Architecture, 4 pages, printed Feb. 19, 2001.
Gigabit Ethernet Technical Brief, Achieving End-to-End Performance. Alteon Networks, Inc., First Edition, Sep. 1996.
Internet pages directed to Technical Brief of Alteon Ethernet Gigabit NIC technology, www.alteon.com, 14 pages, printed Mar. 15, 1997.
VIA Technologies, Inc. article entitled “VT8501 Apollo MVP4”, pp. i-iv, 1-11, cover and copyright page, revision 1.3, Feb. 1, 2000.
iReady News Archives article entitled “iReady Rounding Out Management Team with Two Key Executives”, http://www.ireadyco.com/archives/keyexec.html, 2 pages, printed Nov. 28, 1998.
“Toshiba Delivers First Chips to Make Consumer Devices Internet-Ready Based On iReady's Design,” Press Release Oct., 1998, 3 pages, printed Nov. 28, 1998.
Internet pages from iReady Products, web site http://www.ireadyco.com/products,html, 2 pages, downloaded Nov. 25, 1998.
iReady News Archives, Toshiba, iReady shipping Internet chip, 1 page, printed Nov. 25, 1998.
Interprophet article entitled “Technology”, http://www.interprophet.com/technology.htmel, 17 pages, printed Mar. 1, 2000.
iReady Corporation, article entitled “The I-1000 Internet Tuner”, 2 pages, date unknown.
iReady article entitled “About Us Introduction”, Internet pages from http://www.iReadyco.com/about.html, 3 pages, printed Nov. 25, 1998.
iReady News Archive article entitled “Revolutionary Approach to Consumer Electronics Internet Connectivity Funded”, San Jose, CA, Nov. 20, 1997. 2 pages, printed Nov. 2, 1998.
iReady News Archive article entitled “Seiko Instruments Inc. (SII) Introduces World's First Internet-Ready Intelligent LCD Modules Based on iReady Technology,” Santa Clara, CA and Chiba, Japan, Oct. 26, 1998. 2 pages, printed Nov. 2, 1998.
NEWSwatch article entitled
Boucher Laurence B.
Craft Peter K.
Higgen David A.
Philbrick Olive M.
Alacritech, Inc.
Lauer Mark
Maung Zarni
Wallace T. Lester
LandOfFree
Protocol processing stack for use with intelligent network... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Protocol processing stack for use with intelligent network..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protocol processing stack for use with intelligent network... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2847708