Protocol parallel processing apparatus having a plurality of CPU

Details Protocol parallel processing apparatus having a plurality of CPU Protocol parallel processing apparatus having a plurality of CPU

1995-03-06

1996-12-31

Treat, William M.

3952001, G06F 1300

Patent

active

055903282

ABSTRACT:
A protocol processing apparatus is presented having a plurality of CPUs for processing communication protocol data in parallel so as to achieve a high measure of efficiency. The apparatus provides a common memory including a CPU state table that is accessible by the plurality of CPUs. The CPU state table associates an idle flag, a remote node identifier, and a process start time with each of the plurality of CPUs. At least one line interface selects a CPU from the plurality of CPUs according to the contents of the CPU state table, selecting an idle CPU if one is available, selecting a CPU with the oldest process start time if no idle CPU is available, or selecting a busy CPU if the communication data to be processed is related to communication data already running on the busy CPU.

REFERENCES:
patent: 4325120 (1982-04-01), Colley et al.
patent: 4402046 (1983-08-01), Cox et al.
patent: 4530054 (1985-07-01), Hamstra et al.
patent: 4654654 (1987-03-01), Butler et al.
patent: 4766534 (1988-08-01), DeBenedictis
patent: 4821265 (1989-04-01), Albal et al.
patent: 4852001 (1989-07-01), Tsushima et al.
patent: 4949338 (1990-08-01), Albal et al.
patent: 5043882 (1991-08-01), Ikeno
patent: 5146590 (1992-09-01), Lorie et al.
patent: 5159686 (1992-10-01), Chastain et al.
patent: 5191652 (1993-03-01), Dias et al.
patent: 5261109 (1993-11-01), Cadambi et al.
patent: 5283897 (1994-02-01), Georgiadis et al.
patent: 5349656 (1994-09-01), Kaneko et al.
Bounds on multiprocessing timing anomalies by Graham, 1969 SIAM publication. pp. 416-429.
Lower bound on the number of processors and time for scheduling precedence graphs with communication costs by Al-Mouhamed, IEEE 1990, pp. 1390-1401.
Dynamic Load Balancing Algorithms in Loosely-Coupled Real-Time Systems by Cheng et al, IEEE Publication 143-148, 1992.
A Task Migration Algorithm for Load Balancing in a Distributed System, 1989 IEEE Publication, pp. 1041-1048.

Affiliated with

Also associated with

Rating

Protocol parallel processing apparatus having a plurality of CPU does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Protocol parallel processing apparatus having a plurality of CPU, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protocol parallel processing apparatus having a plurality of CPU will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1149737