Boots – shoes – and leggings
Patent
1989-08-01
1992-11-10
Lee, Thomas C.
Boots, shoes, and leggings
395800, 3649352, 364935, 364DIG2, 36493145, 3642283, 36424294, 3642683, 364DIG1, G06F 1316, G06F 1314
Patent
active
051631385
ABSTRACT:
A process for transferring information including a source or destination address between two nodes in a network via data switching logic. The switching logic must decode commands and addresses in order to adopt the proper configuration so that the commands and addresses can be forwarded from one system resource to another system resource. A read or write address is transmitted to the switching logic and decoded in order to configure the switching logic. The same read or write address is then retransmitted to the switching logic for forwarding to the appropriate system resource. As a result, there is no need for extra storage logic in order to retain read and write addresses while the switching logic is being configured.
REFERENCES:
patent: 3665173 (1972-05-01), Bouricius et al.
patent: 3761884 (1973-09-01), Avsan et al.
patent: 3864670 (1975-02-01), Inoue et al.
patent: 3873819 (1975-03-01), Greenwald
patent: 3898621 (1975-08-01), Zelinski et al
patent: 3961270 (1976-06-01), Ullman et al.
patent: 4012717 (1977-03-01), Censier
patent: 4030074 (1977-06-01), Giorcelli
patent: 4031372 (1977-06-01), Davis
patent: 4099234 (1978-07-01), Woods et al.
patent: 4099241 (1978-07-01), Ossfeldt
patent: 4141066 (1979-02-01), Keiles
patent: 4153318 (1979-05-01), Bishop et al.
patent: 4196470 (1980-04-01), Berg
patent: 4200226 (1980-04-01), Piras
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4245344 (1981-01-01), Richter
patent: 4251873 (1981-02-01), Joby
patent: 4253147 (1981-02-01), Macdougall et al.
patent: 4268902 (1981-05-01), Berglund et al.
patent: 4270168 (1981-05-01), Murphy et al.
patent: 4271518 (1981-06-01), Birzele et al.
patent: 4298928 (1981-11-01), Etoh et al.
patent: 4313160 (1982-01-01), Kaufman et al.
patent: 4350225 (1982-09-01), Sakata et al.
patent: 4356546 (1982-10-01), Whiteside et al.
patent: 4358823 (1982-11-01), McDonald et al.
patent: 4365293 (1982-12-01), Holtz
patent: 4371754 (1983-02-01), De et al.
patent: 4377843 (1983-03-01), Garringer et al.
patent: 4388683 (1983-06-01), Beifuss et al.
patent: 4400792 (1983-08-01), Strelow
patent: 4403282 (1983-09-01), Holberger et al.
patent: 4418343 (1983-11-01), Ryan et al.
patent: 4424565 (1984-01-01), Larson
patent: 4428044 (1984-01-01), Liron
patent: 4453215 (1984-06-01), Reid
patent: 4456957 (1984-06-01), Schieltz
patent: 4486826 (1984-12-01), Wolff et al.
patent: 4495571 (1985-01-01), Staplin, Jr. et al.
patent: 4541094 (1985-09-01), Stiffler et al.
patent: 4569017 (1986-02-01), Renner et al.
patent: 4589066 (1986-05-01), Lam et al.
patent: 4597084 (1986-06-01), Dynneson et al.
patent: 4602327 (1986-07-01), LaViolette et al.
patent: 4610013 (1986-09-01), Long et al.
patent: 4627055 (1986-12-01), Mori et al.
patent: 4631671 (1986-12-01), Kawashita et al.
patent: 4649533 (1987-03-01), Chorley et al.
patent: 4654857 (1987-03-01), Samson et al.
patent: 4692862 (1987-09-01), Cousin et al.
patent: 4700292 (1987-10-01), Campanini
patent: 4751702 (1988-06-01), Beier et al.
patent: 4916704 (1990-04-01), Bruckert et al.
patent: 4920479 (1990-04-01), Hashiguchi
Chester, "Fault-Tolerant Computers Mature," Systems & Software, pp. 117-129 (Mar., 1985).
Depledge, et al., "Fault-Tolerant Microcomputer Systems for Aircraft," IERE Conference Proceedings 36, 1977, Proc. Conf. on Computer Systems & Technology Engineering, pp. 205-220 (Mar., 1977).
Beck, et al., "Implementation Issues in Clock Synchronization," Mar. 15, 1986 Draft.
Datapro Research Corporation Feature Report (Dec., 1985), MO7-100-318 to MO7-100-323.
The Evolution of Fault-Tolerant Computing, Proceedings of the 1-day symposium on the Evolution of Fault-Tolerant Computing, Ed. by A. Avizienis, H. Kopetz, and J. Laprie (Jun. 30, 1986).
IBM System/88--The Operating System Reference--Jul., 1985.
Harrison, "S/88 Architecture and Design," S/88 Internals, Share 67 (Aug. 12, 1986).
Bartlett, "The Tandem Concept of Fault-Tolerance," (view 1985).
"System/88 Technical Overview" (dated believed to be Feb. 1986).
Tandem NonStop Compters, Datapro Research Corporation, Computers M11-822-101 to M11-822-119 (Oct., 1986).
Bernstein, "Sequoia: A Fault-Tolerant Tightly-Coupled Computer for Transaction Processing," Technical Report TR-85-03, pp. 1-43 May 2, 1985).
Sequoia Technical Overview Mar., 1985.
Sequoia Hardware Architure (1984).
Bernstein, Sequoia, Wang Institute of Graduate Studies.
Katsuki, et al., "Pluribus-An Operational Fault-Tolerant Multiprocessor," Proceedings of the IEEE vol. 66, No. 10 (Oct., 1978).
Rennels, "Architectures for Fault-Tolerant Spacecraft Computers," Proceedings of the IEEE, vol. 66, No. 10, pp. 1255-1268 (Oct., 1978).
Parallel 300 (1984).
Inselberg, "Multiprocessor Architecture Ensures Fault-Tolerant Transaction Processing," Many MicroSystems (Apr., 1983).
Anita Borg, "Targon/Nixdorf".
Losq, "A Highly Efficient Redundancy Scheme: Self-Purging Redundancy," IEEE Transactions on Computers, vol. C-25, No. 6 (Jun., 1976).
Takaoka, et al., "N-Fail-Safe Logical Systems," IEEE Transactions on Computers, vol. C-20, No. 5, pp. 536-542 (May 1971).
Fazio, G. et al., "A Fault-Tolerant Microcomputer With Fail-Safe Outputs", Microprocessing and Microprogramming, vol. 12, No. 5, 1983, pp. 279-284.
Krol, T., "The `(4,2) Concept` Fault-Tolerant Computer", Philips Technical Review, vol. 41, No. 1, 1983, pp. 1-11.
Euringer, M. et al., "Fault-Tolerant and Fail-Safe Process Control With Redundant Automation Systems", Siemens Power Engineering & Automation, vol. VII, No. 6, Dec. 1986, pp. 408-410.
Computer Design, "Continuous Processing System Performs Error Checks In Hardware to Eliminate Complex Software":, vol. 21, No. 1, Jan. 1982, pp. 40-42.
Digital Equipment Corporation
Harrity Paul
Lee Thomas C.
LandOfFree
Protocol for read write transfers via switching logic by transmi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Protocol for read write transfers via switching logic by transmi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protocol for read write transfers via switching logic by transmi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2301146