Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2011-02-15
2011-02-15
Fureman, Jared J (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C361S091500, C361S111000
Reexamination Certificate
active
07889468
ABSTRACT:
Circuit nodes are identified which, in unpowered mode, can be charged with positive or negative charges but cannot be discharged. Then protective elements are added to allow the discharge of these nodes. These elements do not affect the operation of the circuit in powered mode. Discharges of the two polarities are handled, positive and negative. The circuit is thus more resistant to ESD and passes CDM tests.
REFERENCES:
patent: 5191641 (1993-03-01), Yamamoto et al.
patent: 6144542 (2000-11-01), Ker et al.
patent: 7268003 (2007-09-01), Hayashi
patent: 2004/0070900 (2004-04-01), Ker et al.
patent: 2004/0100314 (2004-05-01), Kim et al.
patent: 2004/0212936 (2004-10-01), Salling et al.
patent: 2005/0001817 (2005-01-01), Lauffenburger et al.
patent: 2008/0106834 (2008-05-01), Hung
patent: 0 742 510 (1996-11-01), None
patent: 1 095 821 (2001-05-01), None
patent: 1 182 606 (2002-02-01), None
patent: 1 291 810 (2003-03-01), None
patent: 1 574 994 (2005-09-01), None
patent: 2000151382 (2000-05-01), None
C.J. Brennan et al., “ESD design automation & methodology to prevent CDM failures in 130 & 90 nm ASIC design systems,” Journal of Electrostatics, vol. 64, 2006, pp. 112-127.
Y. Huh et al., “ESD-induced Internal Core Device Failure: New Failure Modes in System-on-Chip (SOC) Designs,” Proceedings of the 9thInternational Database Engineering & Application Symposium, 2005, pp. 1-7.
J. Lee et al., “Chip-Level Charged-Device Modeling and Simulation in CMOS Integrated Circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, No. 1, Jan. 2003, pp. 67-81.
H. Voldman, “ESD RF Technology and Circuits,” Section 2.10.5.
Galy Philippe
Micheli Laurent
Rien Mickael
Troussier Ghislain
Veniant Jean-Francois
Clark Christopher J
Conlee David C.
Fureman Jared J
Jorgenson Lisa K.
Seed IP Law Group PLLC
LandOfFree
Protection of integrated electronic circuits from... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Protection of integrated electronic circuits from..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protection of integrated electronic circuits from... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2628003