Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Patent
1987-10-27
1989-06-13
Jennings, Derek S.
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
361 91, 357 2313, H02N 320
Patent
active
048397687
ABSTRACT:
The influence of the resistance of the connection between a terminal of voltage limiting diodes against discharges of electrostatic nature which may hit a pad of an integrated circuit and a respective common potential node of the integrated circuit (supply or ground node) is unsuspectably critical. A resistance of just few ohms may depress the maximum tolerable discharge voltage by several thousands volts and the relationship between such two parameters is hyperbolic. Such a critical resistance may advantageously be reduced by utilizing more levels of metallization purposely connected in parallel and/or by "shifting" the protection diodes near the real (and not virtual) common potential node of the circuit or by utilizing "ring" metallizations over different levels for both the common potential nodes of the circuit.
REFERENCES:
patent: 4736271 (1988-04-01), Mack et al.
patent: 4739438 (1988-04-01), Sato
patent: 4745450 (1988-05-01), Hartranft et al.
patent: 4777518 (1988-10-01), Mihara et al.
Benedetti Mirella
Daniele Vincenzo
Jennings Derek S.
SGS Microelettronica S.p.A.
LandOfFree
Protection of integrated circuits from electrostatic discharges does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Protection of integrated circuits from electrostatic discharges, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protection of integrated circuits from electrostatic discharges will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1281672