Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2006-09-12
2006-09-12
Leja, Ronald (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
Reexamination Certificate
active
07106562
ABSTRACT:
A semiconductor circuit system has first, second, and third external terminals electrically separated from each other. The first external terminal is configured to receive a first power supply voltage in a normal operation. A protection circuit section is provided in the circuit system and includes a rectifier to allow a surge current to pass therethrough. The rectifier has a current passage connected between a specific terminal connected to a protection target and the third external terminal. The protection circuit section further includes a first PMOS transistor configured to trigger the rectifier, based on a surge voltage inputted into the second external terminal. The first PMOS transistor has a current passage connected between the second external terminal and a base of the NPN transistor. The first PMOS transistor has a gate connected to the first external terminal.
REFERENCES:
patent: 5561577 (1996-10-01), Motley
patent: 6016002 (2000-01-01), Chen et al.
patent: 6618233 (2003-09-01), Russ et al.
patent: 6768616 (2004-07-01), Mergens et al.
patent: 6791122 (2004-09-01), Avery et al.
patent: 6898062 (2005-05-01), Russ et al.
patent: 2002/0089017 (2002-07-01), Lai et al.
patent: 2002/0154463 (2002-10-01), Mergens et al.
patent: 2003/0090845 (2003-05-01), Ker et al.
patent: 7-240510 (1995-09-01), None
patent: 9-162303 (1997-06-01), None
patent: 2001-185738 (2001-07-01), None
U.S. Appl. No. 10/798,402, filed Mar. 12, 2004, Kitagawa.
U.S. Appl. No. 10/800,999, filed Mar. 16, 2004, Kitagawa.
U.S. Appl. No. 10/865,999, filed Jun. 14, 2004, Kojima et al.
U.S. Appl. No. 10/671,585, filed Sep. 29, 2003, Kitagawa.
Kabushiki Kaisha Toshiba
Leja Ronald
LandOfFree
Protection circuit section for semiconductor circuit system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Protection circuit section for semiconductor circuit system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protection circuit section for semiconductor circuit system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3609467