Protection circuit for a semiconductor integrated circuit having

Details Protection circuit for a semiconductor integrated circuit having Protection circuit for a semiconductor integrated circuit having

1988-01-11

1989-03-07

Pellinen, A. D.

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

361 58, 361 91, 361111, 357 2313, 357 42, H01L 2702

Patent

active

048111554

ABSTRACT:
Two resistors are connected in series between an input bonding electrode and an internal circuit, and respective conducting terminals of a first bipolar transistor are connected between the two resistors and a GND bonding electrode which is connected to the internal circuit. Respective conducting terminals of a second bipolar transistor are connected between the two resistors and a V.sub.DD bonding electrode which is connected to the internal circuit. Control terminals of the respective ones of the first and second bipolar transistors are connected to the GND bonding electrode respectively.

REFERENCES:
patent: 4476476 (1984-10-01), Yaet et al.
patent: 4617482 (1986-10-01), Matsuda

Affiliated with

Also associated with

Rating

Protection circuit for a semiconductor integrated circuit having does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Protection circuit for a semiconductor integrated circuit having, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protection circuit for a semiconductor integrated circuit having will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1673870