Static information storage and retrieval – Floating gate – Particular biasing
Patent
1989-05-30
1990-09-04
Fears, Terrell W.
Static information storage and retrieval
Floating gate
Particular biasing
36518901, G11C 1140
Patent
active
049549901
ABSTRACT:
Apparatus for controlling the programming voltage of an EPROM array composed of a plurality of programmable floating gate MOS cells, which includes an additional floating gate MOS cell fabricated on the same chip and in the same manner as the array of cells, the additional cell not being connected for programming during the normal programming of the array. A voltage is applied to the additional cell to generate a drain current through the cell. A feedback control is connected between the source of external programming voltage for the array and the actual voltage within the array used for programming the cells, the feedback control using the amplitude of the drain current in the additional cell to control the magnitude of the actual programming voltage in the array in such a manner that when the drain current of the additional cell increases, the programming voltage decreases proportionately. The drain current in the additional cell can also be used for compensating for variations in the fixed programming voltage.
REFERENCES:
patent: 4791607 (1988-12-01), Igarashi et al.
Borovoy Roger S.
Cypress Semiconductor Corp.
Fears Terrell W.
LandOfFree
Programming voltage control circuit for EPROMS does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programming voltage control circuit for EPROMS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programming voltage control circuit for EPROMS will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-446547