Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2006-09-06
2008-10-21
Hoang, Huan (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185020, C365S185170
Reexamination Certificate
active
07440326
ABSTRACT:
Non-volatile storage elements are programmed in a manner that reduces program disturb, particularly at the edges storage elements strings, by using modified pass voltages. In particular, during the programming of a selected storage element, an isolation voltage is applied to a storage element proximate to the selected storage element thereby electrically dividing the channel associated with the storage elements into two isolated areas. Additional isolated areas are formed remotely from the selected storage element by applying the isolation voltage to other remote storage elements. The isolated channel regions associated with the storage elements are then boosted with different pass voltages in order to alleviate the effects of program disturb. Thus, a standard pass voltage is applied to storage elements immediately adjacent to the selected storage element, and a lower pass voltage is applied to storage elements remote from the selected storage element. In one preferred embodiment, a higher pass voltage is applied to storage elements immediately adjacent the selected storage element on the side having previously programmed storage elements. These techniques reduce the leakage of charge from adjacent boosted channel regions caused by gate induced drain leakage at the source select line and the drain select line, as well as from isolation word lines, thereby reducing program disturb effects.
REFERENCES:
patent: 5043940 (1991-08-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5386422 (1995-01-01), Endoh et al.
patent: 5467306 (1995-11-01), Kaya et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5621684 (1997-04-01), Jung et al.
patent: 5671176 (1997-09-01), Jang et al.
patent: 5677873 (1997-10-01), Choi et al.
patent: 5715194 (1998-02-01), Hu
patent: 5748538 (1998-05-01), Lee et al.
patent: 5774397 (1998-06-01), Endoh
patent: 5776810 (1998-07-01), Guterman et al.
patent: 5818757 (1998-10-01), So
patent: 5867429 (1999-02-01), Chen et al.
patent: 5887145 (1999-03-01), Harari
patent: 5973962 (1999-10-01), Kwon
patent: 5986929 (1999-11-01), Suguira et al.
patent: 5991202 (1999-11-01), Derhacobian et al.
patent: 6011287 (2000-01-01), Itoh et al.
patent: 6028788 (2000-02-01), Choi et al.
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6049494 (2000-04-01), Sakui et al.
patent: 6061270 (2000-05-01), Choi
patent: 6107658 (2000-08-01), Itoh
patent: 6108238 (2000-08-01), Nakamura et al.
patent: 6134157 (2000-10-01), Takeuchi
patent: 6181599 (2001-01-01), Gongwer
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6228782 (2001-05-01), Fang et al.
patent: 6236609 (2001-05-01), Tanzawa et al.
patent: 6243295 (2001-06-01), Satoh
patent: 6307807 (2001-10-01), Sakui et al.
patent: 6314026 (2001-11-01), Satoh et al.
patent: 6353555 (2002-03-01), Jeong
patent: 6363010 (2002-03-01), Tanaka et al.
patent: 6370081 (2002-04-01), Sakui et al.
patent: 6411551 (2002-06-01), Kim et al.
patent: 6442080 (2002-08-01), Tanzawa et al.
patent: 6456528 (2002-09-01), Chen
patent: 6469933 (2002-10-01), Choi et al.
patent: 6480419 (2002-11-01), Lee
patent: 6493265 (2002-12-01), Satoh et al.
patent: 6504757 (2003-01-01), Holmer et al.
patent: 6512703 (2003-01-01), Sakui et al.
patent: 6522580 (2003-02-01), Chen et al.
patent: 6522583 (2003-02-01), Kanda et al.
patent: 6525964 (2003-02-01), Tanaka
patent: 6580639 (2003-06-01), He et al.
patent: 6614688 (2003-09-01), Jeong et al.
patent: 6657892 (2003-12-01), Sakui et al.
patent: 6661707 (2003-12-01), Choi et al.
patent: 6680865 (2004-01-01), Watanabe
patent: 6804150 (2004-10-01), Park et al.
patent: 6859394 (2005-02-01), Matsunaga et al.
patent: 6859395 (2005-02-01), Matsunaga et al.
patent: 6859397 (2005-02-01), Lutze et al.
patent: 6888758 (2005-05-01), Hemink et al.
patent: 6917542 (2005-07-01), Chen et al.
patent: 6977842 (2005-12-01), Nazarian
patent: 7099193 (2006-08-01), Futatsuyama
patent: 7120051 (2006-10-01), Gorobets et al.
patent: 2002/0110019 (2002-08-01), Satoh
patent: 2003/0147278 (2003-08-01), Tanaka
patent: 2004/0145024 (2004-07-01), Chen et al.
patent: 2004/0255090 (2004-12-01), Guterman et al.
patent: 2005/0047210 (2005-03-01), Matsunaga
patent: 2005/0088890 (2005-04-01), Matsunaga
patent: 2005/0174852 (2005-08-01), Hemink
patent: 2005/0226055 (2005-10-01), Guterman
J.D. Choi, et al., A Novel Booster Plate Technology in High Density NAND Flash Memories for Voltage Scaling-Down and Zero Program Disturbance, 1996 Symposium on VLSI Technology Digest of Technical Papers, pp. 238-239.
Takeuchi, et al., A Source-line Programming Scheme for Low Voltage Operation NAND Flash Memories, 1998 Symposium on VLSI Circuits Digest of Technical Papers, pp. 37-38.
Kang-Deog Suh, et al., A 3.3V 32Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme, pp. 128-129, 1995 IEEE International Solid State Circuits Conference.
S. Aritome et al., “Reliability Issues of Flash Memory Cells,” Proceedings of the IEEE, New York, vol. 81, No. 5, May 1, 1993, pp. 776-788.
Jung, et al., “A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications,” ISSCC96, Session 2, Flash Memory, Paper TP 2.1, IEEE, pp. 32-33, slide supplement pp. 20-21, 346-347 (1996).
Jung, et al., “A 117-mm2 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1575-1583.
A. Modelli et al., “Basic feasibility constraints for multilevel CHE-programmed flashmemories,” IEE Trans. on Electron Devices, vol. 48, No. 9, Sep. 2001, pp. 2032-2042.
T. Nozaki, et al., “A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application,” IEEE Journal of Solid-State Circuits, vol. 26, No. 4 Apr. 1991, pp. 497-501.
U.S. Appl. No. 11/313,023, filed Dec. 19, 2005, titled, “Method for Programming Non-volatile Memory with Reduced Program Disturb Using Modified Pass Voltages,” by Hemink.
U.S. Appl. No. 11/312,925, filed Dec. 19, 2005, titled, “Apparatus for Programming Non-volatile Memory with Reduced Program Disturb Using Modified Pass Voltages,” by Hemink.
International Search Report and Witten Opinion, PCT Application No. PCT/US2007/077402.
Hoang Huan
SanDisk Corporation
Vierra Magen Marcus & DeNiro LLP
LandOfFree
Programming non-volatile memory with improved boosting does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programming non-volatile memory with improved boosting, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programming non-volatile memory with improved boosting will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4005288