Programming method for nonvolatile memory cell

Details Programming method for nonvolatile memory cell Programming method for nonvolatile memory cell

2006-01-10

2006-01-10

Ho, Hoai (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S185100, C365S185140, C365S185200, C365S185280

Reexamination Certificate

active

06985386

ABSTRACT:
A method of programming a nonvolatile memory cell in which a ramped control voltage is used to obtain the desired voltage on the storage node.

REFERENCES:
patent: 4228527 (1980-10-01), Gerber et al.
patent: 5364806 (1994-11-01), Ma et al.
patent: 5686332 (1997-11-01), Hong
patent: 6324095 (2001-11-01), McPartland et al.
U.S. Appl. No. 10/665,185, filed Sep. 17, 2003.
U.S. Appl. No. 10/664,489, filed Sep. 17, 2003.
U.S. Appl. No. 10/895,711, filed Jul. 8, 2004.
U.S. Appl. No. 10/895,710, filed Jul. 8, 2004.
U.S. Appl. No. 10/895,712, filed Jul. 8, 2004.

Affiliated with

Also associated with

Rating

Programming method for nonvolatile memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programming method for nonvolatile memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programming method for nonvolatile memory cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3564032