Programming inhibit for non-volatile memory

Static information storage and retrieval – Floating gate – Particular biasing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185170, C365S185180, C365S195000

Reexamination Certificate

active

10823421

ABSTRACT:
A non-volatile memory system is programmed so as to reduce or avoid program disturb. In accordance with one embodiment, the storage elements of a NAND string are partitioned into at least two regions. A first boosting voltage is applied to the first region of the string while a second larger boosting voltage is applied to the second region. The first region includes the addressed row or selected word line for programming. The boosting voltages are applied to the NAND strings of a block while the NAND strings are being inhibited from programming. In this manner, the second boosting voltage can be made larger without inducing program disturb on the memory cells receiving the larger boosting voltage. The boosted voltage potentials of the NAND string channels are trapped within the first region by lowering the boosting voltage on one or more bounding rows. The second boosting voltage is then lowered and data is applied to the bit lines of the NAND strings to select the appropriate strings for programming. The trapped voltage potential discharges or remains in the boosted state for programming depending on whether a string is selected for programming or is to remain inhibited from programming.

REFERENCES:
patent: 5621684 (1997-04-01), Jung et al.
patent: 5671176 (1997-09-01), Jang et al.
patent: 5991202 (1999-11-01), Derhacobian et al.
patent: 6011287 (2000-01-01), Itoh et al.
patent: 6049494 (2000-04-01), Sakui et al.
patent: 6236609 (2001-05-01), Tanzawa et al.
patent: 6243295 (2001-06-01), Satoh
patent: 6307807 (2001-10-01), Sakui et al.
patent: 6314026 (2001-11-01), Satoh et al.
patent: 6370081 (2002-04-01), Sakui et al.
patent: 6442080 (2002-08-01), Tanzawa et al.
patent: 6469933 (2002-10-01), Choi et al.
patent: 6504757 (2003-01-01), Holmer et al.
patent: 6512703 (2003-01-01), Sakui et al.
patent: 6580639 (2003-06-01), He et al.
patent: 6614688 (2003-09-01), Jeong et al.
patent: 6657892 (2003-12-01), Sakui et al.
patent: 6661707 (2003-12-01), Choi et al.
patent: 6859397 (2005-02-01), Lutze et al.
patent: 6977842 (2005-12-01), Nazarian
patent: 2002/0003723 (2002-01-01), Tanzawa et al.
patent: 2002/0021587 (2002-02-01), Sakui et al.
patent: 2002/0114187 (2002-08-01), Choi et al.
patent: 2002/0118569 (2002-08-01), Jeong et al.
patent: 2002/0126532 (2002-09-01), Matsunaga
patent: 2003/0048662 (2003-03-01), Park et al.
patent: 2003/0072176 (2003-04-01), Watanbe
patent: 2004/0105308 (2004-06-01), Matsunaga et al.
patent: 2004/0145024 (2004-07-01), Chen et al.
patent: 2005/0174852 (2005-08-01), Hemink

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Programming inhibit for non-volatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programming inhibit for non-volatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programming inhibit for non-volatile memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3755419

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.