Static information storage and retrieval – Floating gate – Particular biasing
Patent
1997-10-09
1999-11-16
Le, Vu A.
Static information storage and retrieval
Floating gate
Particular biasing
36518515, 36518518, G11C 700
Patent
active
059869410
ABSTRACT:
A flash memory EEPROM device with a programming current limiting ability operates with six terminals and includes a source-side injection cell and a current limiter in series with the cell at a source region of the cell. During programming, an upper current limit is established for the overall channel current through the cell by controlling the voltage on a serial-gate of the current limiter. A second embodiment of a flash memory EEPROM device is structured with only four operating terminals, and includes a current limiting transistor integrally merged with a source-side injection cell. Merger is accomplished by eliminating the source junction of the injection cell and by combining the select-gate of the injection cell with the serial-gate of the current limiting transistor to create a conjoint select-gate. The unified channel under the conjoint select-gate consists of two channel sub-sections with different threshold adjustment implants and thus different threshold voltages. The first sub-section of this unique channel, adjacent to the injection point of the cell, is doped with a lower threshold adjustment implant dose than that of the second channel sub-section, adjacent to the source of the memory device. The second channel sub-section, or appended channel, in accordance with the second embodiment is fabricated using a dedicated photoresist mask to dope the second sub-section of the select-gate channel with a higher threshold adjustment implant dose than that for the first sub-section.
REFERENCES:
patent: 4794565 (1988-12-01), Wu et al.
patent: 5029130 (1991-07-01), Yeh
patent: 5042009 (1991-08-01), Kazerounian et al.
patent: 5278439 (1994-01-01), Ma et al.
patent: 5280446 (1994-01-01), Ma et al.
patent: 5455792 (1995-10-01), Yi
patent: 5629893 (1997-05-01), Tang et al.
patent: 5691939 (1997-11-01), Chang et al.
patent: 5818761 (1998-10-01), Onakado et al.
Naruke, K. et al., "A New Flash-Erase EEPROM Cell with a Sidewall Select-Gate on its Source Side," IEDM, IEEE, 1989, pp. 603-606.
Yamauchi, Y. et al., "A 5V-Only Virtual Ground Flash Cell with an Auxiliary Gate for High Density and High Speed Application," IEDM, IEEE, 1991, pp. 319-322.
Ma Yueh Yale
Pang Chan-Sui
Bright Microelectronics, Inc.
King Patrick T.
Le Vu A.
LandOfFree
Programming current limiter for source-side injection EEPROM cel does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programming current limiter for source-side injection EEPROM cel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programming current limiter for source-side injection EEPROM cel will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1332575