Static information storage and retrieval – Floating gate – Particular biasing
Patent
1985-10-15
1988-02-02
Popek, Joseph A.
Static information storage and retrieval
Floating gate
Particular biasing
365203, G11C 1134
Patent
active
047232250
ABSTRACT:
An electrically programmable semiconductor memory device of a type having an array of programmable semiconductor floating gate transistors sets of which are coupled between associated respective source and drain lines, an array programming control transistor and a ground select transistor coupled to each of the drain and source lines. Each selected floating gate transistor in a programming mode is in series with control and ground select transistors between a high voltage Vpp and ground potential. A resistive element in series with a first conducting circuit element establishes a reference current which generates a voltage V.sub.1 at the junction of the resistive element and the circuit element. In a second current leg a second conducting circuit element, a module floating gate transistor biased into a conducting state and a module control transistor are all connected between Vpp and ground such that a voltage V.sub.2 is established at the junction of the second circuit element and the module floating gate transistor. Comparing means compares voltages V.sub.1 and V.sub.2 and adjusts the gate voltage V.sub.3 of the module programming control transistor so as to make the voltage V.sub.2 equal to voltage V.sub.1 and applies voltage V.sub.3 to the gates of the array programming control transistors. Since the transistor in the reference path is both electrically and geometrically the same as that in the second leg across which the voltage developed is compared, and is made by the same process, the current in the second leg will be substantially the same as that in the reference leg. Moreover, since the array floating gate transistors are also made by the same process as is the module floating gate transistor and the programming control and ground select transistors are also identical, by feeding the voltage V.sub.3 to array control transistors substantially the same current will flow through a selected array transistor as flows through both the reference current path and the second current leg.
REFERENCES:
patent: 4387447 (1983-06-01), Klaas et al.
Coffman Timmie M.
Dolby Debra J.
Kaszubinski Jeffrey K.
Schreck John F.
Anderson Rodney M.
Graham John G.
Groover III Robert
Popek Joseph A.
Texas Instruments Incorporated
LandOfFree
Programming current controller does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programming current controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programming current controller will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1638839