Programming bit alterable memories

Static information storage and retrieval – Floating gate – Particular biasing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S189150

Reexamination Certificate

active

08064265

ABSTRACT:
Program failures during programming can be corrected during reading using an error correcting code. This allows an array to pass programming more readily, speeding the operation of the memory and avoiding the need to continually reprogram or to issue an error message that the programming was unsuccessful. This makes the memory more user friendly and robust.

REFERENCES:
patent: 6907497 (2005-06-01), Hosono et al.
patent: 2002/0136125 (2002-09-01), Kojima et al.
patent: 2006/0059405 (2006-03-01), Parkinson
patent: 2007/0047306 (2007-03-01), Roohparvar

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Programming bit alterable memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programming bit alterable memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programming bit alterable memories will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4285219

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.