Programming a memory with varying bits per cell

Details Programming a memory with varying bits per cell Programming a memory with varying bits per cell

2007-06-19

2008-12-02

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Floating gate

Multiple values

C365S185180, C365S185170

Reexamination Certificate

active

07460398

ABSTRACT:
Memory devices adapted to receive and transmit analog data signals representative of two or more bits, such as to facilitate increases in data transfer rates relative to devices communicating data signals indicative of individual bits. A controller and a read/write channel convert the digital bit patterns to analog data signals to be stored in a memory array at a particular bit capacity level in order to achieve a desired level of reliability.

REFERENCES:
patent: 5237689 (1993-08-01), Behnke
patent: 5764568 (1998-06-01), Chevallier
patent: 6167482 (2000-12-01), Schmidt et al.
patent: 6175937 (2001-01-01), Norman et al.
patent: 6349395 (2002-02-01), Ohuchi
patent: 6363008 (2002-03-01), Wong
patent: 6466476 (2002-10-01), Wong et al.
patent: 6536038 (2003-03-01), Ewertz et al.
patent: 6542909 (2003-04-01), Tamer et al.
patent: 6640262 (2003-10-01), Uppunda
patent: 6662285 (2003-12-01), Douglass
patent: 2001/0038553 (2001-11-01), Parker et al.
patent: 2002/0057595 (2002-05-01), Kobayashi et al.
patent: 2005/0273548 (2005-12-01), Roohparvar
patent: 2005/0273549 (2005-12-01), Roohparvar

Affiliated with

Also associated with

Rating

Programming a memory with varying bits per cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programming a memory with varying bits per cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programming a memory with varying bits per cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4042476