Electrical computers and digital processing systems: processing – Instruction fetching – Prefetching
Patent
1998-01-23
2000-10-10
Follansbee, John A.
Electrical computers and digital processing systems: processing
Instruction fetching
Prefetching
711138, G06F 930
Patent
active
061311553
ABSTRACT:
A standard CPU (with a data cache) is modified in such a way as to permit the programmer to bypass the data cache when necessary in order to fetch or store data items directly from/to the memory, ensuring that data accesses exhibiting a high degree of locality are made to the cache, while those accesses that are non-local, or referencing shared data items, are made directly to the main memory, bypassing the cache. The fundamental observation is that in most situations the programmer of the CPU could very easily determine which data items could benefit from being placed into the data cache and which ones could not. This is especially true in embedded communications environments where the programmer has explicit control over data items that are shared between the program running on the CPU and the remainder of the hardware elements. The performance penalties incurred when the data cache is bypassed are obviated by means to allow the programmer to group accesses to these data items in such a way as to optimize references to main memory.
REFERENCES:
patent: 5613136 (1997-03-01), Casavant et al.
Alexander Thomas
Stott Lester Noel
Follansbee John A.
PMC - Sierra Ltd.
LandOfFree
Programmer-visible uncached load/store unit having burst capabil does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmer-visible uncached load/store unit having burst capabil, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmer-visible uncached load/store unit having burst capabil will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2263838