Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Insulative housing or support
Reexamination Certificate
2006-08-01
2006-08-01
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Insulative housing or support
C438S106000, C438S127000
Reexamination Certificate
active
07084012
ABSTRACT:
A method for protecting intermediate conductive elements, such as bond wires, of semiconductor device assemblies includes selectively altering a state of substantially unconsolidated material adjacent to an intermediate conductive element. Selective alteration of the state of the substantially unconsolidated material may be effected by way of a programmed material consolidation process, such as stereolithography. Programmed material consolidation may be accompanied by a feature-recognition technique, such as machine vision. When a programmed material consolidation process is effected, a plurality of adjacent, mutually adhered regions, such as layers, of a protective structure may be formed.
REFERENCES:
patent: 3753046 (1973-08-01), Towell
patent: 3777221 (1973-12-01), Tatusko et al.
patent: 4424089 (1984-01-01), Sullivan
patent: 4528259 (1985-07-01), Sullivan
patent: 4582778 (1986-04-01), Sullivan
patent: 4610941 (1986-09-01), Sullivan
patent: 4618567 (1986-10-01), Sullivan
patent: 4645733 (1987-02-01), Sullivan
patent: 4706167 (1987-11-01), Sullivan
patent: 4752553 (1988-06-01), Sullivan
patent: 4756929 (1988-07-01), Sullivan
patent: 4775611 (1988-10-01), Sullivan
patent: 4971895 (1990-11-01), Sullivan
patent: 5014161 (1991-05-01), Lee et al.
patent: 5173220 (1992-12-01), Reiff et al.
patent: 5200026 (1993-04-01), Okabe
patent: 5264061 (1993-11-01), Juskey et al.
patent: 5278442 (1994-01-01), Prinz et al.
patent: 5354593 (1994-10-01), Grandmont et al.
patent: 5457341 (1995-10-01), West
patent: 5457878 (1995-10-01), Rostoker et al.
patent: 5484314 (1996-01-01), Farnworth
patent: 5559444 (1996-09-01), Farnworth et al.
patent: 5561328 (1996-10-01), Massingill et al.
patent: 5705117 (1998-01-01), O'Connor et al.
patent: 5739585 (1998-04-01), Akram et al.
patent: 5739588 (1998-04-01), Ishida et al.
patent: 5773320 (1998-06-01), Bayerer
patent: 5976912 (1999-11-01), Fukutomi et al.
patent: 6025650 (2000-02-01), Tsuji et al.
patent: 6039898 (2000-03-01), Glushko
patent: 6154940 (2000-12-01), Onishi et al.
patent: 6251488 (2001-06-01), Miller et al.
patent: 6259962 (2001-07-01), Gothait
patent: 6268584 (2001-07-01), Keicher et al.
patent: 6309729 (2001-10-01), Glushko et al.
patent: 6325961 (2001-12-01), Beers et al.
patent: 6337122 (2002-01-01), Grigg et al.
patent: 6376769 (2002-04-01), Chung
patent: 6391251 (2002-05-01), Keicher et al.
patent: 6432732 (2002-08-01), Zimlich
patent: 6451627 (2002-09-01), Coffman
patent: 6468891 (2002-10-01), Williams
patent: 6500746 (2002-12-01), Williams
patent: 6524346 (2003-02-01), Farnworth
patent: 6529027 (2003-03-01), Akram et al.
patent: 6531335 (2003-03-01), Grigg
patent: 6544902 (2003-04-01), Farnworth
patent: 6593171 (2003-07-01), Farnworth
patent: 6624512 (2003-09-01), Kurusu
patent: 6630730 (2003-10-01), Grigg
patent: 6632732 (2003-10-01), Williams
patent: 6634100 (2003-10-01), Akram et al.
patent: 6764933 (2004-07-01), Williams
patent: 6764935 (2004-07-01), Williams
patent: 6767815 (2004-07-01), Williams
patent: 6780744 (2004-08-01), Williams
patent: 2002/0171177 (2002-11-01), Kritchman et al.
patent: 2003/0068840 (2003-04-01), Grigg
patent: 2003/0098470 (2003-05-01), Williams
patent: 2003/0102566 (2003-06-01), Farnworth
patent: 2003/0141885 (2003-07-01), Akram et al.
patent: 2003/0151167 (2003-08-01), Kritchman et al.
patent: 2004/0014255 (2004-01-01), Grigg et al.
patent: 2004/0018709 (2004-01-01), Williams
patent: 2004/0034996 (2004-02-01), Akram et al.
patent: 2004/0080027 (2004-04-01), Grigg et al.
Miller et al., “Maskless Mesoscale Materials Deposition”, Deposition Technology, Sep. 2001, p. 20-22.
Miller, “New Laser-Directed Deposition Technology”, Microelectronic Fabrication, Aug. 2001, p. 16.
Webpage, Objet Prototyping the Future, Objet FullCure700 Series, 1 page.
Webpage, Objet Prototyping the Future, How it Works, 2 pages.
U.S. Appl. No. 09/511,986, filed Feb. 24, 2000, entitled “Stereolithographically Fabricated Conductive Elements, Semiconductor Device Components and Assemblies Including Such Conductive Elements, and Methods”, inventor Vernon M. Williams.
Goodwin David
Micro)n Technology, Inc.
Nelms David
TraskBritt
LandOfFree
Programmed material consolidation processes for protecting... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmed material consolidation processes for protecting..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmed material consolidation processes for protecting... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3639057