Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Reexamination Certificate
2007-10-09
2007-10-09
Jeanglaude, Jean Bruner (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
C341S154000, C341S118000
Reexamination Certificate
active
11381068
ABSTRACT:
A digital to analog converter (DAC) includes an operational amplifier and a plurality of ladder elements. Each ladder element includes an epot for providing a voltage, a capacitor, and a switch for selecting between a first voltage and a reference voltage, and for providing the first selected voltage to the first capacitor. The output of the ladder elements are coupled to the inverting input of the operational amplifier. Alternatively, the ladder elements may use tunable floating-gate resistors.
REFERENCES:
patent: 4989179 (1991-01-01), Simko
patent: 5235273 (1993-08-01), Akar et al.
patent: 5349351 (1994-09-01), Obara et al.
patent: 5585795 (1996-12-01), Yuasa et al.
patent: 5623279 (1997-04-01), Itakura et al.
patent: 5682175 (1997-10-01), Kitamura
patent: 5808576 (1998-09-01), Chloupek et al.
patent: 6094153 (2000-07-01), Rumsey et al.
patent: 6483448 (2002-11-01), Martin et al.
patent: 6937179 (2005-08-01), Martin
Baird, Rex T. et al., “Improved ΔΣ DAC Linearity Using Data Weighted Averaging,” School of Electrical Engineering and Computer Science, Washington State University,, pp. 13-16, IEEE, 1995, month unknown.
Cong, Lin et al., “A New Charge Redistribution D/A and A/D Converter Technique—Pseudo C-2C Ladder,” Iowa State University, Proc. 43rdIEEE Midwest Symposium On Circuits and Systems, Lansing, MI, pp. 498-501, Aug. 8-11, 2000.
Cong, Lin, “Pseudo C-2C Ladder-Based Data Converter Technique,” Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 48, No. 10, pp. 927-929, Oct. 2001.
Ozalevli Erhan et al, “Programmable Voltage-Output, Floating-Gate Digital Analog Converter,” Georgia Institute of Technology Electrical and Computer Engineering, Proceedings of the International Symposium on Circuits and Systems, ISCAS '04, vol. 1, pp. 1-1064-1067, May 23-26, 2004.
Ozalevli, Erhan et al., “10-Bit Programmable Voltage-Output Digital-Analog Converter,” Georgia Institute of Technology Electrical and Computer Engineering, IEEE International Symposium on Circuits and Systems, ISCAS 2005, vol. 6, pp. 5553-5556, May 23-26, 2005.
Galton, Ian, “Noise-Shaping D/A Converters for ΔΣ Modulation,” University of California, IEEE International Symposium On Circuits and Systems, pp. 441-444, 1996, month unknown.
Harrison, Reid R. et al., “A CMOS Programmable Analog Memory-Cell Array Using Floating-Gate Circuits,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 48, No. 1, pp. 4-11, Jan. 2001.
Leung, Bosco H. et al., “Multibit Σ Δ A/D Converter Incorporating A Novel Class of Dynamic Element Matching Techniques,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 39, No. 1, pp. 35-51, Jan. 1992.
McCreary, James L. et al., “All-MOS Charge Redistribution Analog-to-Digital Conversion Techniques-Part 1,” IEEE Journal of Solid-State Circuits, vol. SC-10, No. 6, pp. 371-379, Dec. 1975.
McCreary, James L., “Matching Properties, and Voltage and Temperature Dependence of MOS Capacitors,” IEEE Journal of Solid-State Circuits, vol. SC-16, No. 6, pp. 608-616, Dec. 1981.
Schreier, R. et al., “Noise-Shaped Multbit D/A Converter Employing Unit Elements,” Electronics Letters, vol. 31, No. 20, pp. 1712-1713, Sep. 28, 1995.
Shyu, Jyn-Bang et al., “Random Errors in MOS Capacitors,” IEEE Journal of Solid-State Circuits, vol. SC-17, No. 6, pp. 1070-1076, Dec. 1982.
Shyu, Jyn-Bang et al., “Random Error Effects in Matched MOS Capacitors and Current Sources,” IEEE Journal of Solid-State Circuits, vol. SC-19, No. 6, pp. 948-955, Dec. 1984.
Singh, S.P. et al., “C-2C Ladder-Based D/A Converters for PCM Codecs,” IEEE Journal of Solid-State Circuits, vol. SC-22, No. 6, pp. 1197-1200, Dec. 1987.
Singh, S.P. et al., “Design Methodologies for C-2C Ladder-Based D/A Convertors for PCM Codecs,” IEEE Proceedings, vol. 135, Pt. G, No. 4, pp. 133-140, Aug. 4, 1988.
Singh Rajinder et al., “Matching Properties of Linear MOS Capacitors,” IEEE Transactions on Circuits and Systems, vol. 36, No. 3, pp. 465-467, Mar. 3, 1989.
Singh, Rajinder et al., “ A Fast and Area-Efficient BWC Array D/A and A/D Conversion Scheme,” IEEE Transactions on Circuits and Systems, vol. 36, No. 6, pp. 912-916, Jun. 6, 1989.
Yee, Y.S. et al., “A Two-Stage Weighted Capacitor Network for D/A-A/D Conversion,” IEEE Journal of Solid-State Circuits, vol. SC-14, No. 4, pp. 778-781, Aug. 1979.
Bleiker Christoph et al., “A Four-State EEPROM Using Floating-Gate Memory Cells,” IEEE Journal of Soild-State Circuits, vol. SC-22, No. 3, pp. 460-463, Jun. 1987.
Brooks, Todd L. et al., “A Cascaded Sigma-Delta Pipeline A/D Converter with 1.25 MHz Signal Bandwidth and 89 dB SNR,” IEEE Journal of Solid-State Circuits, vol. 32, No. 12, pp. 1896-1906, Dec. 6, 1997.
Candy, James C., “A Use of Double Integration in Sigma Delta Modulation,” IEEE Transactions on Communications, vol. COM-33, No. 3, pp. 249-258, Mar. 1985.
Ozalevli, Erhan et al., “Design of a Binary-Weighted Resistor DAC Using Tunable Linearized Floating-Gate CMOS Resistors,” Georgia Institute of Technology School of Electrical and Computer Engineering, Proceedings of the IEEE Custom Integrated Circuits Conference, Sep. 10-13, 2006.
Goes, João et al., “Systematic Design for Optimization of High-Speed Self Calibrated Pipelined A/D Converters,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 45, No. 12, pp. 1513-1526, Dec. 1998.
Lewis, Stephen, “Optimizing the State Resolution in Pipelined, Multistage, Analog-to-Digital Converters for Video-Rate Applications,” IEEE Transactions on Circuits and System-II: Analog and Digital Signal Processing, vol. 39, No. 8, pp. 516-523, Aug. 1992.
Srinivasan, Venkatesh et al., “A Precision CMOS Amplifier Using Floating-Gates for Offset Cancellation,” Georgia Institute of Technology School of Electrical and Computer Engineering, IEEE 2005 Custom Integrated Circuits Conference, pp. 739-742, month unknown.
Alarcón, E. et al., “D-MRC: Digitally Programmable MOS Resistive Circuit,” Departamento de Ingenieria Electrónica, Escuela Superior de Ingenieros de Telecommunicación de Barcelona, Universitat Politécnica de Catalunya (UPC), Barcelona, Spain, pp. 215-218, IEEE 2001, month unknown.
Alarcón, E. et al., “Digitally Programmable MOS Resistive Circuit,” Electronics Letters, vol. 38, No. 1, pp. 11-13, Jan. 3, 2002.
Babanezhad, Joseph N. et al., “A Linear NMOS Depletion Resistor and Its Appication in an Integrated Amplifier,”IEEE Journal of Solid-State Circuits, vol. SC-19, No. 6, pp. 932-938, Dec. 1984.
Yu, Baiying et al., “Voltage Controlled Resistor for Mismatch Adjustment in Analog CMOS, Circuits ,” Analog and Mixed-Signal design Center, Department of Electrical and Computer Engineering, Iowa State University, pp. I-563-I-566, IEEE 1998, month unknown.
Banu, Mihai et al., “FAM 17.4: Fully Integrated Active RC Filters in MOS Technology,”, Columbia University/Bell Laboratories, IEEE International Solid-State Circuits Conference, pp. 244, 245, 313, Feb. 25, 1983.
Chan, P.K. et al., “A Family of CMOS Linear Resistors,” School of Electronic, Communication & Electrical Engineering, University of Plymouth, Devon, pp. 2/1-2/5, date unknown.
Czarnul, Zdzislaw, Comments on “A Linear NMOS Depletion Resistor and Its Application in an Integrated Amplifier,” IEEE Journal of Solid-State Circuits, vol. SC-22, No. 1, pp. 124-127, Feb. 1987.
Dejhan, Kobchai et al., “A CMOS Voltage-Controlled Grounded Resistor Using a Single Power Supply,” International Symposium on Communications and Information Technologies 2004 (ISCIT 2004), pp. 124-1
Hasler Paul
Ozalevli Erhan
Georgia Tech Research Corporation
Jeanglaude Jean Bruner
Rashidi-Yazd, Esq. Seyed Kaveh E.
Troutman Sanders LLP
LandOfFree
Programmable voltage-output floating-gate digital to analog... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable voltage-output floating-gate digital to analog..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable voltage-output floating-gate digital to analog... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3856967