Excavating
Patent
1991-02-14
1994-06-21
Bowler, Alyssa H.
Excavating
371 35, 371 378, 364DIG1, 3642599, 3642622, G06F 1110
Patent
active
053234022
ABSTRACT:
A programmable decoder that provides both error and erasure decoding for all Reed-Solomon, primitive BCH, non-primitive BCH, and binary BCH codes of any rate over any field is disclosed. The user can specify decoding parameters including the code block-length, the code-generator polynomial, and the field-generator polynomial. The basic architecture, less the small overhead for programmability, is also recommended for fixed-code applications. The decoding processor of the decoder includes systolic arrays implementing a syndrome calculator, a key equation solver, a Chien search, a recursive extender, and an inverse transform. The number of cells required for each of the five functions is on order of the error correction capability t. The systolic arrays can be fabricated on a single VLSI microchip that is itself systolic. Each of the individual systolic arrays can extended by arraying microchips together, so that any desired error correction capability can be attained by using multiple systolic microchips with a single controller.
REFERENCES:
patent: 4360916 (1982-11-01), Kustedjo et al.
patent: 4665523 (1987-05-01), Citron et al.
patent: 4694455 (1987-09-01), Koga
patent: 4719628 (1988-01-01), Ozaki et al.
patent: 4856004 (1989-08-01), Foster et al.
patent: 4866716 (1989-09-01), Weng
patent: 4873688 (1989-10-01), Maki et al.
patent: 4890286 (1989-12-01), Hirose
patent: 4958349 (1990-09-01), Tanner et al.
patent: 5099482 (1992-03-01), Cameron
patent: 5107503 (1992-04-01), Riggle et al.
patent: 5130990 (1992-07-01), Hsu et al.
Proceedings, Twenty-Seventh Annual Allerton Conference on Communication, Control, and Computing at Allerton House, Monticello, Illinois, Sponsored by the Coordinated Science Laboratory and the Department of Electrical and Computer Engineering of the University of Illinois at Urbana-Champaign, Sep. 27-29, 1989.
"A Programmable Systolic BCH Decoder," by John J. Vaccaro et al., Proceedings, Twenty-Seventh Annual Allerton Conference on Communication, Control, and Computing at Allerton House, Monticello, Illinois, pp. 336-345, Sep. 27-29, 1989.
"A VLSI Design of a Pipeline Reed-Solomon Decoder," by Howard M. Shao et al., IEEEE Transactions on Computers, vol. C-34, pp. 393-403, May 1985.
"Systolic VLSI Arrays for Linear-Time GCD Computation," by R. P. Brent et al., VLSI '83, F. Anceau and E. J. Aas (eds.), Elsevier Science Publishers B.V. (North-Holland) pp. 145-154, 1983.
"Architecture for VLSI Design of Reed-Solomon Decoders," by Kuang Yung Liu, IEEE Transactions on Computers, vol. C-33, pp. 178-189, Feb. 1984.
"A 10 MHz (255,223) Reed-Solomon Decoder," by N. Demassieux et al., IEEE 1988 Custom Integrated Circuits Conference, 1988.
"A Fast VLSI Multiplier for GF(2.sup.m)," by P. Andrew Scott et al., IEEE Journal on Selected Areas in Communications, vol. SAC-4, pp. 62-66, Jan. 1986.
"Custom CMOS Reed Solomon Coder for the Hubble Space Telescope," by S. Whitaker et al., IEEE, pp. 116-120, 1990.
"A Gate-Array-Based Programmable Reed-Solomon Codec: Structure-Implementation-Applications," by T. Le-Ngoc et al., IEEE, pp. 121-125, 1990.
"Why Systolic Architectures?" by H. T. Kung, IEEE, pp. 37-46, 1982.
"Euclideanization of the Berlekamp-Massey Algorithm," by Willard L. Eastman, Proceedings of the 1988 Tactical Communications Conference, vol. 1, pp. 295-303, 1988.
Eastman Willard L.
Hopkinson Thomas M.
Vaccaro John J.
Bowler Alyssa H.
Geckil Mehmet
The Mitre Corporation
LandOfFree
Programmable systolic BCH decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable systolic BCH decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable systolic BCH decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2226218