Programmable summing functions for programmable logic devices

Details Programmable summing functions for programmable logic devices Programmable summing functions for programmable logic devices

1988-12-29

1990-03-27

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307468, 307471, H03K 19173, H03K 19094

Patent

active

049123459

ABSTRACT:
A programmable logic device includes a programmable logic array and an output logic macrocell. The output logic macrocell includes a user configurable summing function that has a first logic gate connected to receive a first plurality of product terms, a second logic gate connected to receive a second plurality of product terms and a third logic gate connected to receive the combination of the first plurality of product terms and a controls signal, a fourth logic gate connected to receive the combination of the second plurality of Product Terms and the control signal and a logic circuit connected to receive the output signals from the first, second, third and fourth logic gates and to provide a first logical combination when the control signal is at a first logic state and a second logical combination when the controls signal is at a second logic state.

REFERENCES:
patent: 4558236 (1985-12-01), Burrows
patent: 4609838 (1986-09-01), Huang
patent: 4612459 (1986-09-01), Pollachek

Affiliated with

Also associated with

Rating

Programmable summing functions for programmable logic devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable summing functions for programmable logic devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable summing functions for programmable logic devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1652921