Static information storage and retrieval – Addressing – Sync/clocking
Patent
1998-06-30
2000-02-15
Nguyen, Viet Q.
Static information storage and retrieval
Addressing
Sync/clocking
36523001, 365226, 36523008, 36523006, G11C 700
Patent
active
060260521
ABSTRACT:
A semiconductor memory device is provided with terminals for receiving a chip enable signal and an address signal, an internal circuit, and an internal control signal generating circuit for generating a predetermined internal control signal which makes an output timing of the semiconductor memory device same regardless of a level of the address signal when the chip enable signal undergoes a transition from an inactive level to an active level. The internal circuit is deactivated in response to the inactive level of the chip enable signal and is activated in response to the active level of the chip enable signal.
REFERENCES:
patent: 4858197 (1989-08-01), Aono et al.
patent: 5243575 (1993-09-01), Sambandan et al.
patent: 5297091 (1994-03-01), Blake et al.
patent: 5343428 (1994-08-01), Pilo et al.
patent: 5487038 (1996-01-01), Komarek et al.
patent: 5608687 (1997-03-01), Komarek et al.
patent: 5661694 (1997-08-01), Fukutari et al.
patent: 5771196 (1998-06-01), Yang
patent: 5812474 (1998-09-01), Liu et al.
Fujieda Waichiro
Fujii Atsushi
Fujimoto Hiroyuki
Fukutani Yutaka
Hirayama Seizi
Fujitsu Limited
Nguyen Viet Q.
LandOfFree
Programmable semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1911380