Programmable semiconductor memory circuit

Details Programmable semiconductor memory circuit Programmable semiconductor memory circuit

1989-08-24

1990-11-20

Fears, Terrell W.

Static information storage and retrieval

Powering

36518911, G11C 1300

Patent

active

049723758

ABSTRACT:
A programmable semiconductor memory circuit comprises a memory cell array, a write circuit which is driven by a first power source voltage only in a write mode for writing data into memory cells of the memory cell array, an address input circuit which is driven by a second power source voltage for supplying an address signal to the memory cell array, and an input level correcting circuit supplied with the first power source voltage only in the write mode for supplying the first power source voltage to the address input circuit. The second power source voltage has a voltage higher in the write mode than in a read mode. The address input circuit has an arrangement such that an input threshold value thereof changes when the second power source voltage changes. The input level correcting circuit supplies the first power source voltage to the address input circuit to pull up a signal level at an input of the address input circuit in the write mode so that a signal having a high logic level at the input of the address input circuit is greater than the input threshold value of the address input circuit.

REFERENCES:
patent: 4881199 (1989-11-01), Kowalski
patent: 4901280 (1990-02-01), Patel

Affiliated with

Also associated with

Rating

Programmable semiconductor memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable semiconductor memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable semiconductor memory circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-459099