Static information storage and retrieval – Read only systems – Semiconductive
Patent
1992-06-17
1993-09-14
Popek, Joseph A.
Static information storage and retrieval
Read only systems
Semiconductive
365185, 365218, G11C 1602
Patent
active
052455661
ABSTRACT:
Memory cells are divided into a plurality of series circuit units arranged in matrix fashion and comprising some memory cells connected in series. The memory cells each consist of non-volatile transistors provided with a control gate electrode, a floating gate electrode and an erase gate electrode. Bit lines to which one end of each of the series circuit units of the plurality of series circuit units arranged in one row are connected in common. Column lines are provided in common for the series circuit units that are arranged in one column and that are respectively connected to each control gate electrode of the memory cells constituting each of the series circuit unit. A voltage by which the selected non-volatile transistor works in a saturation state is applied to the control gate electrode of the selected transistor of a series circuit unit by a column line, thereby injecting hot electrons from the semiconductor substrate into the floating gate electrode. Another voltage by which the non-selected non-volatile transistor works in a non-saturation operation is applied to the gate electrodes of the remaining non-volatile transistors of the series circuit unit. By sequentially selecting memory cells in one series circuit unit, the sequential data writing operation is performed. The sequential data reading operation is performed in a similar manner.
REFERENCES:
patent: 4207618 (1980-06-01), White, Jr. et al.
patent: 4233526 (1980-11-01), Kurogi et al.
patent: 4344156 (1982-08-01), Eaton, Jr. et al.
patent: 4371956 (1983-02-01), Maeda et al.
patent: 4437172 (1984-03-01), Masuoka
patent: 4437174 (1984-03-01), Masuoka
patent: 4467453 (1984-08-01), Zhiu et al.
patent: 4533843 (1985-08-01), McAlexander et al.
patent: 4580247 (1986-04-01), Adam
patent: 4648074 (1987-04-01), Pollachek
patent: 4933904 (1990-06-01), Stewart et al.
Electron Devices Society of IEEE, "International Electron Devices Meeting", pp. 602-606, (Dec. 1980), J. Kupec et al., Triple Level Poly Silicon E.sup.2 PROM with Single Transistor Per Bit.
E. Adler, IBM Technical Disclosure Bulletin, vol. 27, No. 6, (Nov. 1984), "Densely Arrayed EEPROM Having Low-Voltage Tunnel Write".
A 128K Flash EEPROM Using Double Polysilicon Technology, 1987 IEEE Int'l. Solid State Circuits Conf., Feb. 25, 26, 27, 1987, pp. 76, 77.
A Million-Cycle CMOS 256K EEPROM, Int'l. Solid State Circuit Conf., Feb. 25, 1987, pp. 78, 79.
Electrically Alterable Non-Volatile Logic Circuits, IBM.TM. Technical Disclosure Bulletin, vol. 24, No. 7B, Dec. 1981, pp. 3811, 3812.
LandOfFree
Programmable semiconductor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable semiconductor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable semiconductor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2033165