Programmable scrambler and De-scrambler for digital...

Details Programmable scrambler and De-scrambler for digital... Programmable scrambler and De-scrambler for digital...

2003-06-17

2008-03-04

Moise, Emmanuel (Department: 2137)

Cryptography

Communication system using cryptography

Speech scrambler detail

C341S173000, C380S268000, C380S042000, C380S209000

Reexamination Certificate

active

07340059

ABSTRACT:
A scrambler circuit for digital telephony equipment receives a sequence of input bits, generates the sequence of output bits based on the input bits and stores the sequence of output bits. The generating of the sequence of output bits includes selecting at least one of the stored output bits in accordance with contents of a mask register, and applying a logic operation to a current input bit and the selected at least one stored output bit to provide a current output bit.

REFERENCES:
patent: 5432853 (1995-07-01), Yamamoto
patent: 5835488 (1998-11-01), Sugita
patent: 5859912 (1999-01-01), Hershey et al.
patent: 6339781 (2002-01-01), Sasaki
patent: 6631488 (2003-10-01), Stambaugh et al.
patent: 6667708 (2003-12-01), Schooler et al.
patent: 6735606 (2004-05-01), Terasawa et al.
patent: 6816876 (2004-11-01), Jha et al.
patent: 7308104 (2007-12-01), Kim et al.
patent: 2002/0174152 (2002-11-01), Terasawa et al.
patent: 2003/0223397 (2003-12-01), Iacono et al.
“Description of a Prior Art Practice: Fig. A”, contents originally filed Jun. 17, 2003. 2 pgs.

Affiliated with

Also associated with

Rating

Programmable scrambler and De-scrambler for digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable scrambler and De-scrambler for digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable scrambler and De-scrambler for digital... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3978733