Static information storage and retrieval – Magnetic bubbles – Guide structure
Patent
1995-12-29
1998-12-22
Lall, Parshotam S.
Static information storage and retrieval
Magnetic bubbles
Guide structure
395872, 395875, 395876, 395877, 365220, 365221, 36518901, 36518904, 36518908, G11C 700, G11C 1500
Patent
active
058527486
ABSTRACT:
The present invention provides a circuit for generating a programmable write-read word line equality signal in FIFO buffers. The present invention significantly reduces the gate delay associated in producing the write-read word line equality signal. The delay is reduced from a typical 30-50 gate delays, to as little as four gate delays. The present invention accomplishes this by processing several bit operations in parallel and making the general circuit architecture symmetric. The delay is constant in all of the parallel paths but amounts to only a short delay for the final WREQ output.
REFERENCES:
patent: 4467443 (1984-08-01), Shima
patent: 4802122 (1989-01-01), Auvinen et al.
patent: 4839866 (1989-06-01), Ward et al.
patent: 4847812 (1989-07-01), Lodhi
patent: 4864543 (1989-09-01), Ward et al.
patent: 4875196 (1989-10-01), Spaderna et al.
patent: 4888739 (1989-12-01), Frederick et al.
patent: 4891788 (1990-01-01), Kreifels
patent: 4942553 (1990-07-01), Daltymple et al.
patent: 4985867 (1991-01-01), Ishii et al.
patent: 5084837 (1992-01-01), Matsumato et al.
patent: 5088061 (1992-02-01), Golnabi et al.
patent: 5097442 (1992-03-01), Ward et al.
patent: 5220529 (1993-06-01), Kohiyama et al.
patent: 5222047 (1993-06-01), Matsuda et al.
patent: 5228002 (1993-07-01), Huang
patent: 5262996 (1993-11-01), Shiue
patent: 5265063 (1993-11-01), Kogure
patent: 5267191 (1993-11-01), Simpson
patent: 5305253 (1994-04-01), Ward
patent: 5311475 (1994-05-01), Huang
patent: 5315184 (1994-05-01), Benhamida
patent: 5317756 (1994-05-01), Komatsu et al.
patent: 5345419 (1994-09-01), Fenstermaker et al.
patent: 5355113 (1994-10-01), McClure
patent: 5357236 (1994-10-01), McClure
patent: 5365485 (1994-11-01), Ward et al.
patent: 5367486 (1994-11-01), Mori et al.
patent: 5375092 (1994-12-01), Taniguchi et al.
patent: 5381126 (1995-01-01), McClure
patent: 5404332 (1995-04-01), Sato et al.
patent: 5406273 (1995-04-01), Nishida et al.
patent: 5406554 (1995-04-01), Parry
patent: 5412611 (1995-05-01), Hattori et al.
patent: 5426612 (1995-06-01), Ichige et al.
patent: 5467319 (1995-11-01), Nusinov et al.
patent: 5473756 (1995-12-01), Traylor
patent: 5490257 (1996-02-01), Hoberman et al.
patent: 5495451 (1996-02-01), Cho
patent: 5506809 (1996-04-01), Csoppenszky et al.
patent: 5506815 (1996-04-01), Hsieh et al.
patent: 5508679 (1996-04-01), McClure
patent: 5513318 (1996-04-01), van de Goor et al.
patent: 5519701 (1996-05-01), Colmant et al.
patent: 5521876 (1996-05-01), Hattori et al.
patent: 5528553 (1996-06-01), Saxena
patent: 5546347 (1996-08-01), Ko et al.
patent: 5557575 (1996-09-01), Lee
patent: 5619681 (1997-04-01), Benhamida et al.
patent: 5623449 (1997-04-01), Fischer et al.
patent: 5625842 (1997-04-01), Dalrymple
patent: 5627797 (1997-05-01), Hawkins et al.
patent: 5642318 (1997-06-01), Knaack et al.
patent: 5673234 (1997-09-01), Hawkins et al.
patent: 5682554 (1997-10-01), Harrell
K. Kittrell, 1K.times.9X2 Asynchronous FIFOs SN74ACT2235 and SN74ACT2236, Sep. 1995, 1-3,5-9.
Andrew Hawkins et al., U.S.S.N. 08/567,918 State Machine Design for Generating Half-Full and Half-Empty Flags in an Asynchronous FIFO, filed Dec. 6, 1995.
Andrew Hawkins et al., U.S.S.N. 08/577,712 Circuit for Generating Almost Full and Almost Empty Flags in Asynchronous and Synchronous FIFOs, filed Dec. 22, 1995.
Andrew Hawkins et al., U.S.S.N. 08/567,893, State Machine Design for Generating Empty and Full Flags in an Asynchronous FIFO, filed Dec. 6, 1995.
Pidugu Narayana et al., U.S.S.N. 08/615,718 Signal Generation Decoder Circuit and Method, filed Mar. 13, 1996.
Pidugu Narayana et al., U.S.S.N. 08/666,751 Half-Full Flag Generator for Synchronous FIFOs, filed Aug. 2, 1996.
P. Forstner, FIFOs With a Word Width of One Bit, First-In, First-Out Technology, Mar. 1996, pp. 1-24.
T. Jackson, FIFO MEmories: Solution to Reduce FIFO Metastability, First-In, First-Out Technology, Mar. 1996, pp. 1-6.
T. Jackson, Advanced Bus-Matching/Byte-Swapping Features for Internetworking FIFO Applications, Mar. 1996, pp. 1-3, 5-12.
T. Jackson, Parity-Generate and Parity-Check Features for High Bandwidth-Computing FIFO Applications, Mar. 1996, pp. 1-3, 5-8.
T. Ishii et al., High-Speed, High-Drive SN74ABT7819 FIFO, Mar. 1996, pp. 1-3, 5-12.
C. Wellheuser et al., Internetworking the SN74ABT3614, Mar. 1996, pp. 1-21.
C. Wellheuser, Metastability Performance of Clocked FIFOs, 1996, pp. 1-3, 5-12.
High Speed CMOS 256.times.36.times.2 Bi-direction FIFO, QS725420A, MDSF-00018-01, Apr. 24, 1995, pp. 1-36.
High-Speed CMOS 4K.times.9 Clocked FIFO with Output Enable, QS7244A, MDSF-00008-05, Jun. 6, 1995, pp. 1-12.
High Speed CMOS 1K.times.36 Clocked FIFO with Bus Sizing, QS723620, MDSF-00020-00, Jul. 17, 1995, pp. 1-36.
Cypress Preliminary CY7C 4425/4205/4215/CY7C4225/4235/4245 64, 256,512, 1K, 2K,4K.times.18 Synchronous FIFOs, pp. 5-67-5-82.
A. Hawkins et al., Circuit for Generating Almost Full and Almost Empty Flags in Asynchronous and Synchronous FIFOS, Filed in U.S. PTO Dec. 22, 1995, S.N. 08/577712, Attorney Docket No. 64,663-016.
Hawkins Andrew L.
Knaack Roland T.
Narayana Pidugu L.
Barot Bharat
Cypress Semiconductor Corp.
Lall Parshotam S.
Maiorana Christopher P.
LandOfFree
Programmable read-write word line equality signal generation for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable read-write word line equality signal generation for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable read-write word line equality signal generation for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2055494