Programmable random bit source

Details Programmable random bit source Programmable random bit source

1999-03-31

2004-09-21

Mai, Tan V. (Department: 2124)

Electrical computers: arithmetic processing and calculating

Electrical hybrid calculating computer

Particular function performed

C708S251000

Reexamination Certificate

active

06795837

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to computer security, and more specifically to generating uniform duty cycles in random number generators.
BACKGROUND OF THE INVENTION
Random number generator circuits are used in a variety of electronic applications. One important application for random number generators is in the field of computer security where messages are encrypted and decrypted. Cryptography involves the transformation of data into a coded message that is sent to and decoded by only by the intended recipient. Most common cryptographic techniques use ciphers (or “keys”) used by the sender to encode the message, and by the receiver to decode the encoded message. Common cipher systems use either a single key to code and decode a message, or two keys, one to encode the message and the other to decode the message.
The keys used to encode and decode messages are basically binary data patterns against which a message is processed or filtered. Effective cipher systems require the use of keys that have a sufficiently high number of bits to make replication of a key nearly impossible. Furthermore, the data patterns comprising the keys must be sufficiently random so that their pattern or the patterns in the message encoded by the key cannot be predicted. Effective cryptographic systems thus require the use of high quality random number generators to ensure that the binary data within a message is transformed in a totally unpredictable manner. In general, any lack of randomness in an encryption scheme produces some degree of correlation between the coded and uncoded data. This correlation can then be used to crack the code through techniques such as iterative trial and error predictions of possible output patterns based on a coded message.
A desirable feature of a binary random number generator is that it output one and zero bits in a purely random order. Thus, the value of the output bit at any given time should be totally unpredictable. It is desirable that the duty cycle of the output of the random number generator be approximately fifty percent over an infinite sample size, so that the chance of an output being a logic low (zero) is equal to the chance of the output being a logic high (one). It is also desirable for a random number generator to exhibit low correlation (e.g., approximately zero correlation) between any bit and any other bit, and a flat Fourier distribution among the output bits.
Present known random number generators, however, have a tendency to generate an uneven number of zeros or ones over a statistically significant sample size. One cause of unequal duty cycles in certain prior art random number generators is the tendency of latches comprising the random number generator to favor one of the two states. Another cause of unequal duty cycles is a difference between the root-mean square value of the input clock signal and the trip points of the latches.
A common method of decreasing duty cycle variations in random number generators involves the use of a Linear Feedback Shift Register (LFSR) at the output stage of a random bit source.
FIG. 1
illustrates an example of a prior art random number generator that uses a Linear Feedback Shift Register
104
coupled to the output of a random bit source
102
. LFSR
104
comprises a number of latches
105
and gates
106
through which the output bits from random bit source
102
are propagated. The states of the output bits are randomly inverted by gates
106
, and the order of the bits is mixed through feed-back of the bits through latches
105
.
In general, Linear Feedback Shift Registers, such as that illustrated in
FIG. 1
, possess certain disadvantages and do not fully correct non-uniform (or non-level) duty cycle characteristics exhibited by typical random bit sources. As illustrated by LFSR
104
, a typical LFSR itself comprises a number of latches and gates. These latches and gates will tend to exhibit the same propensity to latch a zero or one in certain circumstances, as the latches in the random bit source
102
. Therefore, a typical LFSR does not itself produce a uniform duty cycle output of ones and zeros, and thus cannot entirely correct any duty cycle variations in a random bit source.
A further disadvantage of Linear Feedback Shift Registers is the requirement of a large number of latches and gates. For example, a 32-bit LFSR, such as shown in
FIG. 1
, requires 32 D-type latches, as well as a number of combinatorial gates. This adds significantly to the amount of silicon area required for a random number generator circuit that uses such an LFSR.
SUMMARY OF THE INVENTION
One embodiment of the present invention concerns a method of producing a uniform duty cycle output from a random bit source. The method includes testing the duty cycle of said random bit source; varying the output voltage of a voltage source if the duty cycle is not substantially fifty percent; and iteratively altering the output voltage of the voltage source until said duty cycle is substantially fifty percent.
Other features and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows.


REFERENCES:
patent: 3790768 (1974-02-01), Chevalier et al.
patent: 4578649 (1986-03-01), Shupe
patent: 4694412 (1987-09-01), Domenik et al.
patent: 4791594 (1988-12-01), Harney et al.
patent: 4810975 (1989-03-01), Dias
patent: 4855690 (1989-08-01), Dias
patent: 5007087 (1991-04-01), Bernstein et al.
patent: 5473692 (1995-12-01), Davis
patent: 5539828 (1996-07-01), Davis
patent: 5568552 (1996-10-01), Davis
patent: 5627775 (1997-05-01), Hong et al.
patent: 5706218 (1998-01-01), Hoffman
patent: 5778070 (1998-07-01), Mattison
patent: 5781458 (1998-07-01), Gilley
patent: 5805712 (1998-09-01), Davis
patent: 5828753 (1998-10-01), Davis
patent: 5835594 (1998-11-01), Albrecht et al.
patent: 5844925 (1998-12-01), Dent
patent: 5844986 (1998-12-01), Davis
patent: 6026016 (2000-02-01), Gafken
patent: 6061702 (2000-05-01), Hoffman
patent: 6104811 (2000-08-01), Aiello et al.
patent: 6195433 (2001-02-01), Vanstone et al.
patent: 6209098 (2001-03-01), Davis
patent: 4006251 (1991-04-01), None
patent: WO 00/59153 (2000-10-01), None
patent: WO 00/59153 (2001-01-01), None
Blum, M., “Independent Unbiased Coin Flips from a Correlated Biased Source—A Finite State Markov Chain,” Combinatorica, vol. 6, No. 2, pp. 97-108 (1986).
Chor, Benny, et al., “Unbiased Bits from Sources of Weak Randomness and Probabilistic Communication Complexity,” SIAM Journal on Computing, vol. 17, No. 2, pp. 230-261 (Apr. 1988).
Cooper, J. Arlin, Computer Security, pp. 2072-2086 (published prior to Mar. 31, 1999).
Fairfield, R.C., et al., “An LSI Random Number Generator (RNG),” published in Proceedings in Advances in Cryptology Conference on CRYPTO, pp. 203-215 (1984).
Gude, Michael, “Concept for a High Performance Random Number Generator Based on Physical Random Phenomena,” Frequenz, 39, pp. 187-190 (Jul./Aug. 1985).
Murry, Herschell F., “A General Approach for Generating Natural Random Variables,” IEEE Transactions on Computers, pp. 1210-1213 (Dec. 1970).
Santha, Miklos, et al., “Generating Quasi-Random Sequences from Slightly-Random Sources,” Proceedings of the 25th Annual Symposium on Foundations of Computer Science, pp. 434-440 (Oct. 24-26, 1984).
Santha, Miklos, et al., “Generating Quasi-random Sequences from Semi-random Sources,” Journal of Computer and System Sciences, vol. 33, No. 1, pp. 75-87 (Aug. 1986).
von Neumann, John, “Various Techniques Used in Connection With Random Digits,” Applied Mathematics Series, vol. 12, United States Department of Commerce, National Bureau of Standards, pp. 36-38 (Jun. 11, 1951).
Shift Registers, pp. 1725-1727 (published prior to Mar. 31, 1999).
U.S. patent application Ser. No. 09/283,096, filed Mar. 31, 1999, entitled “Duty Cycle Corrector for a Random Number Generator”, by Steven E. Wells and David A. Ward.
Schneier, Bruce, Applied Cryptography, John Wiley & Sons, Inc., pp. vii-xiv and 369-395 (2nd Ed., 1996).

Affiliated with

Also associated with

Rating

Programmable random bit source does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable random bit source, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable random bit source will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3205526