Patent
1996-12-27
1999-06-08
Lall, Parshotam S.
395561, 395558, G06F 506
Patent
active
059110830
ABSTRACT:
A system and method for controlling the execution rate of an instruction processor on an instruction-by-instruction basis in a data processing system. The user controls the execution rate by specifying "cycle-slip" data for each instruction type in the instruction set. This cycle-slip data is used to force the instruction processor to idle for the specified number of execution cycles during the execution of the associated instruction type, thereby slowing down the rate of execution. Allowing rate control data to be unique for each instruction type allows temporary fixes to be implemented when timing-related hardware problems are discovered during system test. If desired, a uniform number of cycle slips can be imposed on all instructions so that the overall rate of the instruction processor is tailored to match the execution rate of slower peripheral devices.
REFERENCES:
patent: 4750112 (1988-06-01), Jones et al.
patent: 4809169 (1989-02-01), Sfarti et al.
patent: 4819164 (1989-04-01), Branson
patent: 4947411 (1990-08-01), Shiraishi et al.
patent: 5041962 (1991-08-01), Lundsford et al.
patent: 5363490 (1994-11-01), Alferness et al.
patent: 5367699 (1994-11-01), Lange et al.
patent: 5392444 (1995-02-01), Inoue
patent: 5577259 (1996-11-01), Alferness et al.
patent: 5617576 (1997-04-01), Solari et al.
patent: 5680571 (1997-10-01), Bauman
Johnson Charles A.
Lall Parshotam S.
Le Bau Trong
McMahon Beth L.
Starr Mark T.
LandOfFree
Programmable processor execution rate controller does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable processor execution rate controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable processor execution rate controller will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1688402