Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2011-03-01
2011-03-01
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
active
07900022
ABSTRACT:
In general, in one aspect, a processing unit includes an input buffer to store data received by the processing unit, a memory, an arithmetic logic unit coupled to the input buffer and to the memory, an output buffer; and control logic having access to a control store of program instructions, the control logic to process instructions including an instruction to transfer data from the input buffer to the memory and an instruction to cause the arithmetic logic unit to perform an operation on operands provided by at least one of the memory and the input buffer, the instruction to output results of the operation to at least one of the memory and the output buffer.
REFERENCES:
patent: 4268909 (1981-05-01), Kindell et al.
patent: 4439839 (1984-03-01), Kneib et al.
patent: 5555202 (1996-09-01), Chu
patent: 5621694 (1997-04-01), Sakugawa et al.
patent: 5655090 (1997-08-01), Weingart
patent: 6026490 (2000-02-01), Johns-Vano et al.
patent: 6081896 (2000-06-01), Johns-Vano et al.
patent: 6209087 (2001-03-01), Cashman et al.
patent: 6209098 (2001-03-01), Davis
patent: 6397240 (2002-05-01), Fernando et al.
patent: 6560694 (2003-05-01), McGrath et al.
patent: 6606704 (2003-08-01), Adiletta et al.
patent: 6745220 (2004-06-01), Hars
patent: 7376811 (2008-05-01), Kizhepat
patent: 2002/0027988 (2002-03-01), Callum
patent: 2002/0108048 (2002-08-01), Qi et al.
patent: 2003/0084309 (2003-05-01), Kohn
patent: 2004/0039928 (2004-02-01), Elbe et al.
patent: 2004/0083354 (2004-04-01), Kunze et al.
patent: 2004/0123120 (2004-06-01), Buer et al.
patent: 2004/0230813 (2004-11-01), Check et al.
patent: 2007095397 (2007-08-01), None
Intel IXP1200 Network Processor Family, Hardware Reference Manual; Dec. 2001, 272 pages.
Keenan (Intel adds security features to 10 G-bit/s net processor); Oct. 16, 2002, EETimes, 4 pages.
Kohler (NP Complete) Embedded Systems, Nov. 2000, 18 pages.
Carreno (Debugging Asymmetric Multi-core Applications); Dr. Dobb's, Feb 27, 2007, 9 pages.
Adiletta (The Next Generation of Intel IXP Network Processors) Intel Technology Journal, vol. 6, Issue 3, Aug. 15, 2002; 15 total pages as attached.
“Intel Family Hardware Reference Manual—Introduction”, (Dec. 7, 2001),19,20,21,34.
Tyson, G. et al., “Misc: A Multiple Instruction Stream Computer”, vol. 23, No. 1/2, (Dec. 1992),193-196.
International Search Report for Application No. PCT/US2007/004402 dated Oct. 25, 2007, 18 Pgs.
International Preliminary Report on Patentability for PCT Patent Application No. PCT/US2007/004402 mailed on Aug. 28, 2008, 10 pages.
Office Action received for European Patent Application No. 07751177.2 Mailed on Jun. 9, 2009, pp. 7.
Office Action received for Taiwanese Patent Application No. 096104841, mailed on Jun. 3, 2010, 11 pages of Office Action and English translation of 16 pages.
Office Action received for Taiwanese Patent Application No. 096104841, mailed on Jun. 3, 2010, 11 pages of Office Action and English translation of 8 pages.
Cutter Daniel F.
Feghali Wajdi K.
Gopal Vinodh
Hasenplaugh William C.
Wolrich Gilbert M.
Chan Eddie P
Grossman Tucker Perreault & Pfleger PLLC
Intel Corporation
Vicary Keith
LandOfFree
Programmable processing unit with an input buffer and output... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable processing unit with an input buffer and output..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable processing unit with an input buffer and output... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2674219