Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Patent
1997-07-09
2000-06-06
Wells, Kenneth B.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
327 99, 327407, H03K 104
Patent
active
060723483
ABSTRACT:
A clock distribution circuit and method for programmable ICs whereby the incoming clock frequency is optionally divided by two and distributed at the new, lower frequency. Programmable dual-edge/single-edge flip-flops are provided that optionally operate at twice the frequency of the distributed clock, being responsive to both rising and falling edges of the distributed clock. When the clock divider is enabled and the flip-flops are programmed as dual-edge, the operating frequency is the same as that of the incoming clock; however, the frequency of the distributed clock is reduced by one-half. This reduction halves the frequency at which the clock distribution circuits operate, and consequently approximately halves the power dissipated by the clock distribution circuit, thereby providing a programmable power-saving mode.
REFERENCES:
patent: 3976949 (1976-08-01), Hepworth et al.
patent: 4621341 (1986-11-01), New
patent: 4686386 (1987-08-01), Tadao
patent: 4894557 (1990-01-01), Beltramini
patent: 5023484 (1991-06-01), Pathak et al.
patent: 5065052 (1991-11-01), Sakagami et al.
patent: 5075640 (1991-12-01), Miyazawa
patent: 5086387 (1992-02-01), Arroyo et al.
patent: 5121416 (1992-06-01), Takano
patent: 5359232 (1994-10-01), Eitrheim et al.
patent: 5589782 (1996-12-01), Sharpe-Geisler
patent: 5754489 (1998-05-01), Kim
patent: 5844844 (1998-12-01), Bauer et al.
Shih-Lien Lu , "A Safe Single-Phase Clocking Scheme For CMOS Circuits", IEEE Journal of Solid-State Circuits, vol. 23, No. 1, pp. 280-283, Feb. 1988.
Neil Weste and Kamran Eshraghian, "Principles of CMOS VLSI Design, A Systems Persepective", Second Edition, Addison Wesley Publishing Company, Copyright 1993, pp 328-329.
M. Afghahi and J. Yuan, "Double Edge-Triggered D-Flip-Flops for High Speed CMOS Circuits"; IEEE Journal of Solid State Circuits, vol. 26, No. 8, pp. 1168-1170, Aug. 1991.
Stephen H. Unger, "Double-Edge-Triggered Flip-Flops"; IEEE Transactions on Computers, vol. C-30, No. 6, pp. 447-451, Jun. 1981.
Shih-Lien Lu and Milos Ercegovac, "A Novel CMOS Implementation of Double-Edge-Triggered Flip-Flops", IEEE Journal of Solid-State Circuits, vol. 25, No. 4, pp. 1008-1010, Aug. 1990.
Bauer Trevor J.
New Bernard J.
Young Steven P.
Cartier Lois D.
Wells Kenneth B.
Xilinx , Inc.
LandOfFree
Programmable power reduction in a clock-distribution circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable power reduction in a clock-distribution circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable power reduction in a clock-distribution circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2216548