Image analysis – Histogram processing – For setting a threshold
Patent
1985-12-31
1988-12-06
Boudreau, Leo H.
Image analysis
Histogram processing
For setting a threshold
382 41, 382 42, 364131, G06K 954
Patent
active
047900261
ABSTRACT:
A pipelined image processor selectively interconnects modules in a column of a two-dimensional array to modules of the next column of the array of modules 1,1 through M,N, where M is the number of modules in one dimension and N is the number of modules in the other direction. Each module includes two input selectors (10,11) for A and B inputs, two convolvers (12,13), a binary function operator (15), a neighborhood comparison operator (14) which produces an A output and an output selector (16) which may select as a B output the output of any one of the components in the module, including the A output of the neighborhood comparison operator. Each module may be connected to as many as eight modules in the next column, preferably with the majority always in a different row that is up (or down) in the array for a generally spiral data path around the torus thus formed. The binary function operator (15) is implemented as a look-up table (20) addressed by the most significant 8 bits of each 12-bit argument. The table output includes a function value and the slopes for interpolation of the two arguments by multiplying the 4 least significant bits in multipliers (21) and (22) and adding the products to the function value through adders (23) and (24).
REFERENCES:
patent: 4369430 (1983-01-01), Sternberg
patent: 4439840 (1984-03-01), Coleman et al.
patent: 4464789 (1984-08-01), Sternberg
patent: 4466064 (1984-08-01), Martin
patent: 4479036 (1984-10-01), Yamamoto et al.
patent: 4484346 (1984-11-01), Sternberg et al.
patent: 4484349 (1984-11-01), McCubbrey
patent: 4498134 (1985-02-01), Hansen et al.
Etchells, D., "A Study of Parallel Architectures for Image Understanding Algorithms", ISG Report, pp. 133-176, USC, 10/19/83.
Reeves, A. P., "Parallel Computer Architectures for Image Processing", Comp. Vis., Gra., and Img. Proc., 25, 1984, pp. 68-88.
Strong, J., "NASA End to End Data System, Massively Parallel Processor", Goddard Space Flight Center Report, 5/30/80.
Gennery Donald B.
Wilcox Brian
Boudreau Leo H.
Couso Jose L.
Jones Thomas H.
Manning John R.
McCaul Paul F.
LandOfFree
Programmable pipelined image processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable pipelined image processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable pipelined image processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1497819