Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2007-09-04
2007-09-04
Knight, Anthony (Department: 2121)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C716S030000, C716S030000, C703S002000, C703S003000, C703S015000, C703S016000, C703S019000, C703S022000
Reexamination Certificate
active
10379977
ABSTRACT:
A technique for performing signal integrity analysis of a system includes providing a stimulus pattern and a model of the system and performing analog simulation of the model utilizing the stimulus pattern. The stimulus pattern includes sequences of signal transitions with associated transition times and the sequences of signal transitions conform to a bus protocol and the associated transition times are according to characteristics of the system. The stimulus pattern is generated by initializing each of the sequences of signal transitions to an initial signal value and the associated transition times to an initial time, generating subsequent signal values and subsequent transition times by applying protocol rules and calculating timing adjustments for each of a list of transactions; the subsequent signal values and subsequent transition times to be added to the sequences of signal transitions.
REFERENCES:
patent: 5625580 (1997-04-01), Read et al.
patent: 6106567 (2000-08-01), Grobman et al.
patent: 6473871 (2002-10-01), Coyle et al.
patent: 6502212 (2002-12-01), Coyle et al.
patent: 6981238 (2005-12-01), Churchill
patent: 2002/0188915 (2002-12-01), Hayes
Goyal et al., “Managing Signal Integrity” IEEE Spectrum 1994, p. 54-58.
Cuny-R.H., “SPICE and IBIS Modeling Kits The Basis for Signal Integrity Analysis” 1996 IEEE p. 204-208.
Lai et al., “Embedded-Software-Based Approach to Testing Crosstalk-Induced Faults at On-Chip Buses” IEEE 2001 p. 204-209.
Dowling Jonathan P.
Wallace, Jr. Douglas E.
Advanced Micro Devices , Inc.
Knight Anthony
Stevens Tom
Zagorin O'Brien Graham LLP
LandOfFree
Programmable pattern generation for dynamic bus signal... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable pattern generation for dynamic bus signal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable pattern generation for dynamic bus signal... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3777900