Programmable on-chip sense line

Details Programmable on-chip sense line Programmable on-chip sense line

2008-05-14

2009-11-17

Nguyen, Matthew V (Department: 2838)

Electricity: power supply or regulation systems

Output level responsive

Using a three or more terminal semiconductive device as the...

C700S022000, C700S286000

Reexamination Certificate

active

07619398

ABSTRACT:
Disclosed herein is a system for controlling power supply voltage to an on-chip power distribution network. The system incorporates a programmable on-chip sensing network that can be selectively connected to the power distribution network at multiple locations. When the sensing network is selectively connected to the power distribution network at an optimal sensing point, a local voltage feedback signal from that optimal sensing point is generated and used to adjust the power supply voltage and, thus, to manage voltage distribution across the power distribution network. Additionally, the system incorporates a policy for managing the voltage distribution across the power distribution network, a means for profiling voltage drops across the power distribution network and a means for selecting the optimal sensing point based on the policy and the profile. Another embodiment of the system can further control power supply voltages to multiple power distribution networks on the same chip.

REFERENCES:
patent: 5498972 (1996-03-01), Haulin
patent: 5694329 (1997-12-01), Pomatto
patent: 5784237 (1998-07-01), Velez
patent: 6396137 (2002-05-01), Klughart
patent: 6654216 (2003-11-01), Horvath et al.
patent: 6686786 (2004-02-01), Keeth et al.
patent: 7117070 (2006-10-01), Chow et al.
patent: 7154253 (2006-12-01), Gunther
patent: 7248946 (2007-07-01), Bashaw et al.
patent: 7337342 (2008-02-01), O'Brien
patent: 7340325 (2008-03-01), Sousa et al.
patent: 2003/0125922 (2003-07-01), Grochowski et al.
patent: 2003-132679 (2003-05-01), None
patent: 2004-146612 (2004-05-01), None
patent: 2004-151929 (2004-05-01), None
Ajami et al., “Analysis of IR-Drop Scaling with Implications for Deep Submicron P/G Network Designs”, Proc. Of the Fourth Inter. Symposium on Quality Electronic Design, 2003, pp. 1-6.

Affiliated with

Also associated with

Rating

Programmable on-chip sense line does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable on-chip sense line, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable on-chip sense line will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4075946