Programmable multi-processor interrupt controller system with a

Details Programmable multi-processor interrupt controller system with a Programmable multi-processor interrupt controller system with a

1996-05-06

1997-03-18

Ray, Gopal C.

395733, 395737, G06F 1326

Patent

active

056131283

ABSTRACT:
A multi-processor programmable interrupt controller system that includes: an I/O interrupt controller for receiving interrupt requests from an I/O subsystem; multiple processor interrupt controllers, each associated with a specific processor for dispensing of accepted interrupts; and an interrupt controller bus primarily for the transmission of interrupt requests between interrupt controller units and for bus and priority arbitration, using a standard message format and arbitration protocol. The system is implemented, in part, by incorporating the processor interrupt controller with its associated processor into a single integrated circuit. The common system bus which normally carries all system traffic is not used for interrupt request messages. The interrupt controller bus is used for this purpose and thus results in a more efficient system by relieving the system bus of interrupt service requests and the related interrupt request traffic.

REFERENCES:
patent: 3812463 (1974-05-01), Lahti et al.
patent: 4268904 (1981-05-01), Suzuki et al.
patent: 4271468 (1981-06-01), Christensen et al.
patent: 4394730 (1983-07-01), Suzuki et al.
patent: 4420806 (1983-12-01), Johnson, Jr. et al.
patent: 4435780 (1984-03-01), Herrington et al.
patent: 4621342 (1986-11-01), Capizzi et al.
patent: 4654820 (1987-03-01), Brahm et al.
patent: 4796176 (1989-01-01), D'Amico et al.
patent: 4833598 (1989-05-01), Imamura et al.
patent: 4868742 (1989-09-01), Gant et al.
patent: 4920486 (1990-04-01), Nielsen
patent: 4953072 (1990-08-01), Williams
patent: 4980854 (1990-12-01), Donaldson et al.
patent: 5060139 (1991-10-01), Theus
patent: 5099414 (1992-03-01), Cole et al.
patent: 5125093 (1992-06-01), McFarland
patent: 5179707 (1993-01-01), Piepho
patent: 5193187 (1993-03-01), Strout, II et al.
patent: 5218703 (1993-06-01), Fleck et al.
patent: 5283869 (1994-02-01), Adams et al.
patent: 5495615 (1996-02-01), Nizar et al.

Affiliated with

Also associated with

Rating

Programmable multi-processor interrupt controller system with a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable multi-processor interrupt controller system with a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable multi-processor interrupt controller system with a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1713382