Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular signal path connections
Patent
1995-01-03
1997-09-09
Sparks, Donald
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular signal path connections
257209, 257211, 438106, 438129, H01L 2706, H01L 2170
Patent
active
056659890
ABSTRACT:
An integrated circuit fabrication method and apparatus to improve the design cycle time for implementing an electrical system in silicon. The invention uses predefined core, or cell, patterns to provide some of the functionality for a system design. The cores are interconnected using thick wire conductors and solder bumps so that conductive paths that do not lie within the plane of the substrate of the silicon chip containing the cores are provided. Since the conductive paths do not lie on the process surface of the chip, the topographical design of the chip is not affected by the interconnections. Further, the thick wire conductors result in essentially zero propagation delay so that timing design errors are greatly reduced, or eliminated, in the design cycle. The invention allows for a rapid prototype of the entire design to be produced early in the design cycle. In one embodiment, customer logic is arranged around the periphery of the substrate while the core cells are in the middle of the substrate.
REFERENCES:
patent: 3726002 (1973-04-01), Greenstein et al.
patent: 3871015 (1975-03-01), Lin et al.
patent: 3980917 (1976-09-01), Kakizaki et al.
patent: 4067104 (1978-01-01), Tracy
patent: 4418857 (1983-12-01), Ainslie et al.
patent: 4545610 (1985-10-01), Lakritz et al.
patent: 4547834 (1985-10-01), Dumont et al.
patent: 4606962 (1986-08-01), Reylek et al.
patent: 4646050 (1987-02-01), Kling et al.
patent: 4664309 (1987-05-01), Allen et al.
patent: 4705205 (1987-11-01), Allen et al.
patent: 4783722 (1988-11-01), Osaki et al.
patent: 4835344 (1989-05-01), Iyogi et al.
patent: 4954878 (1990-09-01), Fox et al.
patent: 5014111 (1991-05-01), Tsuda et al.
patent: 5046954 (1991-09-01), Schmedding
patent: 5054192 (1991-10-01), Cray et al.
patent: 5074947 (1991-12-01), Estes et al.
patent: 5360767 (1994-11-01), Narayanan et al.
LSI Logic Lexis Search, Aug. 2, 1994, pp. 2-98.
IBM Technical Disclosure Bulletin "Silicon, Elevated, Wireless Module Method For Making Engineering Changes" vol. 31 No. 10 (pp. 71-74) Mar. 1989.
LSI Logic
Sparks Donald
LandOfFree
Programmable microsystems in silicon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable microsystems in silicon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable microsystems in silicon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-72083