Programmable memory-based arbitration system for implementing fi

Details Programmable memory-based arbitration system for implementing fi Programmable memory-based arbitration system for implementing fi

1986-03-28

1989-03-21

Gruber, Felix D.

Boots, shoes, and leggings

34082551, 370 85, G06F 1318

Patent

active

048149748

ABSTRACT:
A digital system has a resource, such as a communication bus, adapted for access by a plurality of devices, a plurality of devices adapted to access the resource, and an arbitrator for arbitrating access to the resource by the devices. The arbitrator includes a programmable memory comprising a plurality of addressable words and an address generator for cyclically sequentially addressing each of the memory words. Each word stores information defining a priority order of the devices for accessing the resource. In particular, each word is divided into a plurality of segments, and each segment corresponds with a priority level in the order of priority. Each segment holds information identifying the device currently having the corresponding priority level. The priority order is changeable by reprogramming the contents of the memory. The priority order so implemented may be any conceivable order, and in particular may include a constant decreasing priority, a round-robin priority, or a combination of the two. A selecting arrangement responsive to the requesting devices and to the contents of the currently addressed memory word selects the highest priority requesting device for access to the resource, and an access granting arrangement grants to the selected device access to the resource.

REFERENCES:
patent: 4005391 (1977-01-01), MacPherson
patent: 4271467 (1981-06-01), Holtey
patent: 4449183 (1984-05-01), Flahive et al.
patent: 4470111 (1984-09-01), Jenkins et al.
Christensen NT, "Programmable Priority Mechanism", IBM Technical Disclosure Bulletin, vol. 17, No. 7, pp. 2052-2053.
C. H. Grant et al, Subchannel Addressing, IBM Tech. Disclos. Bulletin, (vol. 13, No. 8, Jan. 1971), pp. 2288-2290.
C. H. Grant et al., "Priority Interrupt Queing", I.B.M. Technical Disclosure Bulletin, vol. 15, No. 10 (Mar. 1973), pp. 3046-3048.
W. A. Barker et al., "Line Scanner Providing Priority Control Signals", I.B.M. Tech. Disclos. Bull., vol. 13, No. 10 (Mar. 1971), pp. 3032-3033.

Affiliated with

Also associated with

Rating

Programmable memory-based arbitration system for implementing fi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable memory-based arbitration system for implementing fi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable memory-based arbitration system for implementing fi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-482868