Static information storage and retrieval – Associative memories – Ferroelectric cell
Reexamination Certificate
2000-09-11
2002-02-05
Phan, Trong (Department: 2818)
Static information storage and retrieval
Associative memories
Ferroelectric cell
C326S039000
Reexamination Certificate
active
06344989
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates to programmable logic devices, and more particularly to providing programmable logic devices with content addressable memory capabilities.
Heile U.S. patent application Ser. No. 09/034,050, filed Mar. 3, 1998 (which is hereby incorporated by reference herein in its entirety), shows that programmable logic array integrated circuit devices that have large blocks of random access memory (“RAM”) (or read-only memory (“ROM”)) can be equipped to facilitate the performance of product term (“p-term”) logic in the RAM (or ROM). (For convenience herein, the ROM alternative will be understood to be included in references to RAM.) As the immediately above-mentioned reference explains, the ability to perform p-term logic in large blocks of RAM on a programmable logic device that may also include other types of programmable logic capability (e.g., large numbers of small, programmable, look-up tables for performing look-up table logic) increases the flexibility and usability of the device.
There are also applications of programmable logic devices that would benefit from having content addressable memory capability on the devices. A content addressable memory is one in which different “words” of data are stored in different word locations in the memory, and when data matching one of the stored words is applied to the memory, the memory responds by outputting an indication of the location found to contain the applied data. Content addressable memories (“CAMs”) are also sometimes called associative memories.
In view of the foregoing, it is an object of this invention to provide programmable logic devices with improved content addressable memory capabilities.
It is another object of this invention to provide programmable logic devices with content addressable memories, the contents of which can be efficiently changed during operation of the device.
SUMMARY OF THE INVENTION
These and other objects of the invention are accomplished in accordance with the principles of the invention by providing programmable logic devices of the type shown in the immediately above-mentioned reference with output circuitry for the RAM blocks that allows the p-term capabilities of the device to be used to provide content addressable memory outputs if content addressable memory operation is desired. In addition, to increase the efficiency with which the contents of a RAM block being used as a content addressable memory can be changed, circuitry is provided for allowing certain read address signals to be applied to certain write address leads of the RAM block, with selective modification of those read address signals. Used in this way, the read address signals control the writing of new data into a selected word location in the RAM block in such a way that fewer write cycles are required to change the contents of a word location. For example, only two write cycles may be required to change a word of any length. If a word may include “don't care” bits, then three write cycles may be required to change a word of any length.
Further features of the invention, its nature and various advantages will be more apparent from the accompanying drawings and the following detailed description of the preferred embodiments.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3849638 (1974-11-01), Greer
patent: 4740917 (1988-04-01), Denis et al.
patent: 4876466 (1989-10-01), Kondou et al.
patent: 4912345 (1990-03-01), Steele et al.
patent: 4975601 (1990-12-01), Steele
patent: 5027011 (1991-06-01), Steele
patent: 5099150 (1992-03-01), Steele
patent: 5121006 (1992-06-01), Pedersen
patent: 5128559 (1992-07-01), Steele
patent: 5144582 (1992-09-01), Steele
patent: 5226005 (1993-07-01), Lee et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5270587 (1993-12-01), Zagar
patent: 5282163 (1994-01-01), Shibata
patent: 5302865 (1994-04-01), Steele et al.
patent: 5319589 (1994-06-01), Yamagata et al.
patent: 5339268 (1994-08-01), Machida
patent: 5362999 (1994-11-01), Chiang
patent: 5383146 (1995-01-01), Threewitt
patent: 5386155 (1995-01-01), Steele et al.
patent: 5408434 (1995-04-01), Stansfield
patent: 5450608 (1995-09-01), Steele
patent: 5473267 (1995-12-01), Stansfield
patent: 5532957 (1996-07-01), Malhi
patent: 5557218 (1996-09-01), Jang
patent: 5559747 (1996-09-01), Kasamizugami et al.
patent: 5574930 (1996-11-01), Halverson, Jr. et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5809281 (1998-09-01), Steele et al.
patent: 5815726 (1998-09-01), Cliff
patent: 5844854 (1998-12-01), Lee
patent: 5936873 (1999-08-01), Kongetira
patent: 5940852 (1999-08-01), Rangasayee et al.
patent: 6020759 (2000-02-01), Heile
patent: 6144573 (2000-11-01), Heile
patent: 6160419 (2000-12-01), Veenstra et al.
C. Barre, “L'utilisation du FPLA; Evaluez les Applications d'un Composant Puissant qui Peut se Reveler trés Economique”, Electronique & Applications Industrielles, EAI 250, Apr. 1, 1978, pp. 21-25.
D. Bursky, “Combination RAM/PLD Opens New Application Options”, Electronic Design, May 23, 1991, pp. 138-140.
“iFX8160 10ns FLEXlogic FPGA with SRAM Option; Advance Information”, Intel Corporation, Oct. 1993, pp. 2-47 through 2-56.
“iFX780 10ns FLEXlogic FPGA with SRAM Option: Preliminary”, Intel Corporation, Nov. 1993, Order No. 290459-004, pp. 2-24 through 2-46.
T. K-K. Ngai, “An SRAM-Programmable Field-Reconfigurable Memory”, Master of Applied Science degree thesis submitted to the Department of Electrical Engineering of the University of Toronto, 1994.
A. Stansfield et al., “The Design of a New FPGA Architecture”, Proceedings Field Programmable Logic (FPL) 1995, Springer Lecture Notes in Computer Science 975, pp. 1-14.
A. Kaviani et al., “Hybrid FPGA Architecture”, Proceedings 4th International Symposium on FPGAs (FPGA 96), Feb. 1996.
“Next Generation FPGAs : Xilinx Next Generation FPGAs Deliver World-Class Performance”,The Power of Innovation 1997, Xilinx, Inc., San Jose, CA, p. 7-7.
“Altera Enables System-Level Integration with Raphael Family of Embedded PLDs”, Altera Corporation, San Jose, California, Aug. 31, 1998.
“Apex 20K Programmable Logic Device Family: Advance Product Brief”, Altera Corporation, San Jose, California, Oct. 1998, pp. 1, 2, and 9.
“Altera Unveils New Name for Raphael: Advanced Programmable Embedded Matrix (APEX)”, Altera Corporation, San Jose, California, Oct. 7, 1998.
“Apex 20K Device Family: The Embedded PLD Family for System-Level Integration”, Altera Corporation, San Jose, California, after Aug. 31, 1998.
“Apex 20K Device Family: Breakthrough MultiCore Architecture”, Altera Corporation, San Jose, California, after Aug. 31, 1998.
F. Heile et al., “Hybrid Product Term and LUT Based Architecture Using Embedded Memory Blocks”, Proceedings of FPGA 1999 Conference, Feb. 21-23, 1999, Monterey, California.
Altera Corporation
Fish & Neave
Jackson Robert R.
Park Joo-Youn
Phan Trong
LandOfFree
Programmable logic devices with improved content addressable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic devices with improved content addressable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic devices with improved content addressable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2962157